

AD668384

9

(1)

THE UNIVERSITY OF MICHIGAN



Memorandum 15

CONCOMP

February 1968

A 201A DATA COMMUNICATION ADAPTER FOR THE PDP-8:

Preliminary Engineering Design Report

David E. Wood

D D C

MAY 8 1968

Urgent E

155

Reproduced by the
CLEARINGHOUSE
for Federal Scientific & Technical
Information Springfield Va. 22151

155
This document contains neither recommendations nor conclusions of the Defense Advanced Research Projects Agency. It is the property of the Government and is loaned to your agency; it and its contents are not to be distributed outside your agency without the express written consent of the Defense Advanced Research Projects Agency.

T H E U N I V E R S I T Y C , F M I C H I G A N

Memorandum 15

A 201A DATA COMMUNICATION ADAPTOR FOR THE PDP-8:
PRELIMINARY ENGINEERING DESIGN REPORT

David E. Wood

CONCOM : Research in Conversational Use of Computers
F. H. Westervelt, Project Director
ORA Project 07449

supported by.

ADVANCED RESEARCH PROJECTS AGENCY
DEPARTMENT OF DEFENSE
WASHINGTON, D.C.

CONTRACT NO. DA-49-083 OSA- 3050
ARPA ORDER NO. 716

administered through:

OFFICE OF RESEARCH ADMINISTRATION ANN ARBOR

February 1968

TABLE OF CONTENTS

	<u>Page</u>
INTRODUCTION.....	1
DESIGN OBJECTIVES.....	2
SYSTEM DESCRIPTION.....	3
PROGRAMMING AND CONTROL CONSIDERATIONS.....	7
A DATA FORMAT SCHEME.....	14
DETAILED LINE ADAPTOR LOGIC.....	16
Serial-Deserializer Register.....	18
Clock Gating.....	18
SDR Pulse Gating.....	18
Data Set Signals.....	22
SDR Serial Input/Output Gating.....	22
Transmit/Receive State Gating.....	22
Control Register 2.....	22
Frame Counter.....	27
State Synchronization.....	27
Text State and Sync Detection.....	27
Parity Gating.....	31
Clear- and Request-to-Send Gating.....	31
Character Service Interrupt Flag.....	31
Status Indicators.....	35
Control Word 1 EAC Gating.....	35
Miscellaneous Pulses.....	35
APPENDIX I.....	I-i
APPENDIX II.....	II-i
APPENDIX III.....	III-i

LIST OF DIAGRAMS

<u>Diagram</u>		<u>Page</u>
1	SDR Register.....	19
2	Clock Gating.....	20
3	SDR Pulse Gating.....	21
4	Data Set/Interface Cable Assignment.....	23
5	SDR Serial I/O Gating.....	24
6	Transmit/Receive State Gating.....	25
7	Control Register 2 (Frame Size).....	26
8	Frame Counter.....	28
9	State Synchronization.....	29
10	Text State and Sync Detection.....	30
11	Parity Gating.....	32
12	Clear- and Request-to-Send Gating.....	33
13	Character Service Interrupt Flag.....	34
14	Status Indicators.....	36
15	Control Word 1 EAC Gating.....	37
16	Miscellaneous Pulses.....	38

LIST OF FIGURES

<u>Figures</u>		<u>Page</u>
1	201A Communication Link.....	4
2	201A Line Adaptor Control.....	5
3	Bit Assignment of Control Words.....	9
4	Graphical Presentation of a Message Exchange Viewed from the PDP-8.....	17

LIST OF TABLES

<u>Tables</u>		<u>Page</u>
I	Control-Character Definitions.....	14

BLANK PAGE

A 201A DATA COMMUNICATION ADAPTOR FOR THE PDP-8:
PRELIMINARY ENGINEERING DESIGN REPORT

David E. Wood

INTRODUCTION

This report discusses the design and use of equipment built for data communication to and from the PDP-8 through a 201A data set. The purpose of the data communication interface is to allow a PDP-8 to send and receive digital data through a 201A data set in a half-duplex mode. The 201A data set operates serially at a rate of 2000 bits per second, with the transmit clocks supplied by the data set. In the receive mode, the data set achieves bit synchronization, and provides a receive clocking signal to the interface. The interface provides the character synchronization at the start of a message and then transfers successive characters in parallel to the PDP-8. The interface stores and retrieves characters from the PDP-8 memory through the data-break facility, while achieving control communication with the PDP-8 through the interrupt and programmed data transfer modes.

This report will serve as a progress report for those interested in technical progress on the project, and as a rudimentary maintenance manual for those responsible for system maintenance in the future. Basic design objectives and decisions will be described first. A brief overall system description together with a sketch of a data format scheme and programming considerations will be followed by a detailed description of the interface logic.

DESIGN OBJECTIVES

In order to obtain a flexible interface the following design objectives were set forth:

1. Rigid interrupt discipline.
2. Minimal program interaction required during message transmission.
3. Variable character length and vertical parity calculation under program control.
4. Maximal interface status and control available upon request.
5. Hardware implementation of character synchronization using the ASCII SYN character.

In order to minimize the amount of code in an interrupt processor for the 201A communication interface, the interface was carefully designed to give interrupts only and always when a character was received or transmitted. The desire to give the maximum time between interrupts at the minimal hardware cost led to a decision to use core buffers in the PDP-8 through the use of the data-break facility. This decision was also made in light of the fact that several of these interfaces were to be used on the Data Concentrator. A separate design using a hardware buffer without using the data-break facility is shown in Appendix III.

The expected mode of operation of the interface utilizes an 8-bit character without vertical parity. Experimental evidence during the past year has indicated that vertical parity, at least on local hook-ups, is not needed. The decision to use an 8-bit character was strongly influenced by ASCII conventions and the fact that the central computing facility uses an 8-bit byte IBM/360 model 67 computer.

The interface depends on the PDP-8 only to the extent that characters must be removed or placed in the core buffers,

and the interrupt processed within a character time for error-free transmission. However, complete control and status presentation is available from the interface if desired, to the extent that the 201A data set will allow.

SYSTEM DESCRIPTION

The four sections of the equipment for one end of a data communication link are shown in Figure 1: the PDP-8, the PDP-8/201A line adaptor interface, the 201A line adaptor, and the 201A modem. The PDP-8 and the 201A modem will not be discussed here. This report is concerned with the design of the line adaptor and the line adaptor interface.

The distinction between the line adaptor and its interface is in some instances arbitrary. In general, however, the term line adaptor refers to that portion which is common to the three variations of the 201A data communications adaptor described in this report. The three variations which will be presented are: the basic PDP-8 adaptor, the PDP-8 adaptor which does not use data break, and the 201A line adaptors on the Data Concentrator. The PDP-8/201A line adaptor interface is hence that portion particular to the 201A communication link being considered.

Unless otherwise indicated, the basic PDP-8/201A line adaptor interface will be considered in the main body of the report. Detailed specifications of the 201A interfaces on the Data Concentrator and the 201A interface without data break are given in Appendices II and III respectively.

The subsystem designated by "201A Line Adaptor Control" in Figure 1 is specified in more detail in Figure 2. The basic component of the 201A line adaptor is the serial-deserializer register (SDR). This is a serial-in parallel-out or parallel-in serial-out shift register. It accepts and transmits to the 201A data set a serial data stream at 2000 bits/sec.




Figure 1. 201A COMMUNICATION LINK




Figure 2. 201A LINE ADAPTOR CONTROL

On the other hand, it accepts from or transmits to the PDP-8 characters (usually 8 bits in length) in parallel. All clocking, with the exception of the data-break timing, is provided by the 201A data set.

The PDP-8 sees the 201A line adaptor (L.A.) as two control or status registers with all interaction being mediated through the manipulation of bits in these 2 registers. A detailed description of these registers as seen by the PDP-8 software is given in the next section. It is sufficient at this point to note that these registers, along with the frame counter, specify to the interface its state and hence the appropriate action to take at any given instant.

The frame counter is that counter in the line adaptor which determines when the correct number of bits have been shifted into or out of the SDR register. When the frame counter overflows, the character is data-broken into core, in the case of a receive operation, or a new character is loaded into the SDR register from core in the case of a transmit operation. At the same time, an interrupt flag is set and the frame counter is reloaded. The L.A. then continues to assemble or disassemble the next character while the proceeding interrupt is being processed by the PDP-8. This process is repeated over and over again for each character of the message. If, however, the interrupt flag has not been cleared when the next interrupt is generated, a Data Lost flag is set in addition as an error indication to the PDP-8.

When vertical parity calculation is enabled in the L.A., the frame size is assumed to include a parity bit as the high-order bit. The parity calculation is based on odd parity, and a parity error will cause only the Parity Error flag to be set, with no other abnormal action initiated by the L.A. The remaining function of the L.A. is to achieve character synchronization. This is accomplished by scanning the received data stream for a given bit pattern designated by SYN (026_8).

When this pattern is found, the interface is placed in what is called the text mode state, and the actions described above then take place. At the discretion of the PDP-8 software, the L.A. can be taken out of the text mode state, with the result that the scanning process will be resumed.

The control sequences to transmit and receive data will be described below. The remainder of the L.A. consists of buffers and gates which will be described in detail in the section on logic.

The PDP-8/201A line adaptor interface performs the logical and electrical function of mating the PDP-8 and the 201A line adaptor. This entails the control of the data-break operation between the 201A L.A. and the PDP-8, gating necessary for programmed data transfer, and the logic required for the interrupt control between the two devices. The details of these operations are presented in Appendices I, II, and III since they vary among the three systems.

PROGRAMMING AND CONTROL CONSIDERATIONS

The PDP-8/201A data communication interface in the case of a standard PDP-8 with single-cycle data-break capabilities is controlled by the resident PDP-8 program via three sets of IOT instructions. The device codes for these three sets of IOTs must be consecutive with the first one divisible by 4.* For example, 40, 41, and 42 are not used on most PDP-8 installations and satisfy the requirements. Furthermore, the hardware specifies (at the option of a given installation) two locations in core to be used as receive and transmit buffers. These locations must also be sequential with the convention that: receive $\equiv 0 \pmod{2}$ and transmit $\equiv 1 \pmod{2}$.

After the 201A L.A. transfers a word between the SDR register and the core buffer, the 201A L.A. will generate an interrupt. The first set of IOTs will service the interrupt

* that is, the second octal digit is either a 0 or 4.

as follows:

Identify Transmit Interrupt (6xx1)

This micro-instruction causes a skip if an interrupt caused by a 201A transmit operation is pending.

Identify Receive Interrupt (6xx2)

This micro-instruction causes a skip if an interrupt caused by a 201A receive operation is pending.

Clear 201 Interrupts (6xx4)

This instruction will cause the 201A transmit and receive interrupt flags and the character service flag in the 201A status word to be cleared.

The 201A L.A. has two status or control words associated with it. Control Word 1 is serviced by the second set of IOTs and Control Word 2 by the third. (Figure 3 gives the bit assignment of these control words, and their interpretation is given below.) The IOTs for Control Words 1 and 2 behave identically.

Read (6xx1)

The contents of the specified control word is ORed into the AC.


Skip Under Mask (6xx2)

The PDP-8 will skip the next instruction if any position of the AC is a one and the corresponding position in the control word is a zero.


Invert Under Mask (6xx4)

This instruction inverts (complements) each bit of the control word for which there is a one in the AC.

CONTROL WORD 1:



CONTROL WORD 2:



AC POSITION 8 9 10 11

Figure 3. BIT ASSIGNMENT OF CONTROL WORDS

The first status register, called Control Word 1, is the basic 12-bit control register for the 201A L.A. It contains the necessary status information to control the 201A data set and L.A., and to determine its state. The second status register, Control Word 2, is a four-bit register which contains the modulo 16 complement of the character or frame size, not including vertical parity. When vertical parity is enabled, as noted above, the frame size includes a bit position for parity even though it is only detected and used by the hardware. For example, in normal operation, the character size is 8 bits with vertical parity checking and computation disabled; thus Control Word 2 in this instance would contain 10_8 . The restrictions on the frame size from a hardware point of view are that it be greater than 2^* and less than or equal to 12_{10} , including parity.

The following definitions give the name of each bit in Control Word 1 and its position relative to the AC along with the prescribed effect the software should have on each status bit. The operations available to the software (read, clear, and invert) are indicated in parentheses.

INT FLAG-Interrupt Flag (Clear) (AC0)

When receiving, indicates that a character has just been placed in the receive buffer. When transmitting, it indicates that a character has just been taken from the transmit buffer and will be transmitted. An interrupt will occur only and always in these cases.

DATA LOST-(Clear) (AC1)

Indicates that an interrupt has occurred when the INT flag is set. This should indicate, if interrupts are processed correctly, that overrun has occurred and hence a character has been lost (receive) or a duplicate character sent (transmit).

*Note: The SYN character is constrained to be 8 bits.

PAR ERROR-Vertical Parity Error (Clear) (AC2)

Indicates a vertical parity error has occurred on the present character received. This indication will occur only if bit AC6 is set (see description below).

REQ SEND-Request-to-Send (Read) (AC3)

This is a data set control signal which tells the data set to produce a carrier and begin transmitting when the clear-to-send signal comes on. This signal is generated and cleared via transmit request in a manner described below.

XMT REQ-Transmit Request (Invert) (AC4)

By setting this bit, the request-to-send bit is set if the 201A L.A. is not in the receive state. If the 201A L.A. is actively receiving, the receive operation is terminated at the next end-of-character indication and then the request-to-send signal is given. If the 201A L.A. is actively transmitting and XMT REQ is cleared, the 201A L.A. will go into the receive idle state at the next end-of-character indication, that is, waiting for the carrier to be detected from the other end of the line.

CLR SEND-Clear-to-Send (Read) (AC5)

Indicates that sufficient time has elapsed since the request-to-send indication was given and the line is now in a transmit ready state. This indication is not the data set clear-to-send signal, but an indication derived from the data set signal which guarantees proper operation of the interface.

CHK PAR-Check Vertical Parity (Invert) (AC6)

Indicates to the 201A L.A. that in the receive state vertical parity is to be checked, and in the transmit state vertical parity is to be computed and the correct bit appended to the character and transmitted. Vertical parity is always

computed in the 201A L.A., but no action is taken unless the CHK PAR bit is set. This continual computation allows the 201A L.A. to go from non-parity operations to parity operations within one character time.

TEXT-Text Mode (Invert) (AC7)

In the receive state, text mode indicates that character synchronization has been found. If the TEXT bit is cleared while in the receive state, this tells the interface to look for new character synchronization. While looking for character synchronization no interrupts will occur. The first interrupt will occur on the first character received following the establishment of character synchronization.

When in the transmit state, TEXT should normally not be altered. If the TEXT bit is cleared while transmitting, the interface is frozen until the TEXT bit is set again. This has the effect of transmitting continually the bit being presented to the line at the time the TEXT bit was cleared. During this time no interrupts will occur.

The 201A L.A. will always place the TEXT bit in the correct state. It should be changed under program control only if the actions described above are desired.

SET RDY-Set Ready (Read) (AC8)

Indicates that a call has been answered and that there is a data set in the data mode at the other end of the line. This indication drops when either party hangs up.

TERM RDY-Terminal Ready (Invert) (AC9)

Indicates to the data set that it should automatically answer a call.

RING-Ringing (Read) (AC10)

Indicates that the data set is being called. The indication follows the actual bell or ring signal to the hand set.

CAR DET-Carrier Detect (Read) (AC11)

Indicates that carrier is on the line. In most cases of normal operation when CLR SEND is on, it indicates that local carrier is present, and conversely when CLR SEND is off, that carrier is being received from the other end of the line.

Throughout the definitions above, reference was made to the transmit and receive states. These states are defined within the 201A L.A. as the logical conjunction of certain signals. That is, the 201A L.A. is in the transmit state if and only if all the following signals are present:

- a. REQ SEND
- b. CLR SEND
- c. SET RDY
- d. TERM RDY
- e. CAR DET

The 201A L.A. is in the receive state if and only if all the following conditions are true:

- a. REQ SEND is not present
- b. CLR SEND is not present
- c. SET RDY is present
- d. CAR DET is present

The 201A L.A. is in the receive-idle state if and only if all the following conditions are true.

- a. REQ SEND is not present
- b. CLR SEND is not present
- c. SET RDY is present.

A DATA FORMAT SCHEME

For the sake of completeness a brief sketch and discussion of a message format scheme is presented. The only portion of this scheme which is affected by the hardware is the actual SYN character. This particular scheme is presented for exposition purposes only and is not intended to represent the existing 201 software support.

An inbound message has the following format:

<Sync Characters><Text Characters><Terminating Character><Two Block Check Characters>.

These characters are defined as follows:

TABLE I
CONTROL-CHARACTER DEFINITIONS

ASCII NAME	OCTAL	HEX	FUNCTION
ETX	003	03	End of Text
EOT	004	04	End of Transmission
ENQ	005	05	Enquiry
ACK	006	06	Positive Acknowledgment
NAK	025	15	Negative Acknowledgment
SYN	026	16	Synchronous Idle
ETB	027	17	End of Text Block
EOM	031	19	End of Message
PAD	377	FF	Pad for Line Turnaround

A Sync Character is the ASCII SYN character. A minimum of four sync characters will be required to guarantee proper character synchronization by the software. In the case of long distance operation where there is echo suppression on the telephone line a sufficient number of PAD characters must precede the SYN characters to allow the line to settle down.

A Text Character may be any combination of eight bits which is not identical to a terminating character. The positive acknowledgment character, ACK, and the negative acknowledgment character, NAK, are considered message characters for transmission purposes. Likewise SYN is a message character which when received is deleted from the message. The message may be the empty string, that is, no text characters.

A Terminating Character is any member of the following set of characters:

{ETX,ETB,EOT,EOM,ENQ} .

Each of these terminating characters will have the effect of terminating the present message along with other logical implications to the software.

The Block Check Characters are longitudinal parity check characters treated as a code word in a cyclic code whose generating polynomial is

$$x^{16} + x^{15} + x^2 + 1 .$$

Two block check characters must accompany every message.

This format is used in a store and forward mode; that is, the PDP-8 receiving a message across a 201A data communication link will store the incoming message. Concurrently it will forward that message at a rate that the interrupt processing will bear, calculating the cyclic checksum as it proceeds. In general, when the terminating character is finally encountered in this forwarding operation, the two checksums (the one actually received and the one computed) are compared. If the two match, a positive acknowledgment ACK is returned to the sender. If a discrepancy exists, an NAK or negative acknowledgment is returned. The software determines what to do in these cases, and this problem will not be discussed here.

An outbound message has the same format as an inbound message, with the addition of at least one PAD character appended to the end of the message to allow for proper "flushing" of the communication link. The PAD characters are always ignored in this context.

A graphical presentation of a message exchange as viewed from the PDP-8 is shown in Figure 4. For exposition purposes the handshake message has the form:

(SYN1)(SYN2)(TEXT CHAR)(ETX)(BCC1)(BCC2)(PAD1)(PAD2) ,

with the acknowledgment taking the form

(SYN1)(SYN2)(ACK)(FTX)(BCC1)(BCC2)(PAD1)(PAD2) .

In Figure 4, the control status is affected either by the program (P.S.-Program Set, P.C.-Program Clear) or by the data set or interface (D.S.-Modem Set, D.C.-Modem Clear).

DETAILED LINE ADAPTOR LOGIC

This section will present in detail the logical design of the 201A line adaptor. The logic diagram follow standard Digital Equipment Corporation conventions. A working knowledge of D.E.C's R and W series logic is assumed throughout this section. The remainder of the logic for the 201A Interface is given in Appendices I, II, and III for each particular version of the interface. For completeness, both the module position and pin assignment for each circuit is indicated. All circuits within this section are in the same D.E.C. 1943 wire-wrap panel. The detailed module utilization is presented with the particular interface in the Appendices. In order to allow for multiple adaptors, as used on the Data Concentrator, the common signal names are prefixed with a # sign. In a single adaptor configuration the # sign is just part of the signal name. The logic will be presented as much as possible within the framework of Figure 2.




Figure 4. Graphical Presentation of a Message Exchange Viewed from the PDP-8.

Serial-Deserializer Register (Diagram 1)

This is a 12-bit register with high-order position #SR00 and low-order bit #SR11. Serial data are shifted into #SR00 in the receive state from the data set on the clock signal #SHIFT. They are shifted out of #SR11 in the transmit state into a line buffer #SDBF. Characters are strobed into the SDR register in a data-break operation from the buffered memory buffer or the #MBSR signal. This character transfer is simulated in the case of an interface not using data break, and those details are treated in Appendix III. The operation of character transfer to the PDP-8 is treated in the Appendices.

Clock Gating (Diagram 2)

The 201A data set provides two clock signals, #SCRB (receive clock) and #SCTB (transmit clock). The #SCTB clock is always available and is used within the data set for internal control timing. The #SCRB clock is derived from the received data stream and is provided to sample the received data line (#RDB). The interface selects the correct clock on the basis of its state (transmit/receive).

SDR Pulse Gating (Diagram 3)

The control of the SDR register is primarily achieved through the four pulse amplifiers (Diagram 3). To keep all transitions occurring synchronously with the #CLOCK signal it is necessary to separate the clearing of #SR00 from the remainder of the register. By the use of the #FR3+ signal, the register is cleared at the end of a transmitted character before the next character is loaded. It is cleared at the end of a data-break operation in the receive state via #BRKDN; and all but #SR00 is cleared when character synchronization is found in the receive state. In this last case, while the remainder of the register is cleared the first bit is read in from the line. #MBSR loads ones into the register during a data break in the transmit state.




Diagram 1. SDR REGISTER




Diagram 2. CLOCK GATING




Diagram 3. SDR PULSE GATING

Data Set Signals (Diagram 4)

Diagram 4 shows the correspondence between the 201 data set connector and signal designations of the 201A L.A.

SDR Serial Input/Output Gating (Diagram 5)

The serial input signal #F.DB from the 201A data set is converted to standard D.E.C. levels (-3v, 0v) from E.I.A. standard levels (+6v, -6v) (Electronic Industries Association Standard R S 232: Interconnection of Data Terminal Equipment with a Communications Channel). When not in the receive state, the input to the SDR register is conditioned (#RD+) to shift a zero into the SDR register. The #LINE flip-flop determines whether the output from the SDR register buffered via #SDBF or a parity bit (#PTBF) is placed on the transmit data line (#SDB). When the L.A. is in the receive state, zeros are always placed on the #SDB line to minimize possible cross-talk.

Transmit/Receive State Gating (Diagram 6)

The XMT/REC status of the interface is specified by the two flip-flops #XMT and #REC. The definition of these states has been defined above, however, it is important to note that the state changes are synchronized to the clock. The #RSYN latch is used to prevent the loss of the last receive interrupt.

Control Register 2 (Diagram 7)

The second control word as defined above contains the modulo 16 complement of the current character length. This value is referred to throughout the interface as the frame size and is stored in the register #CF0-#CFR3. The register is loaded via IOT commands described above from the PDP-8 AC, and read into the PDP-8 on an extension to the AC called the EAC. The details of the EAC buss are described in Appendix I.

DIAGRAM 4
DATA SET/INTERFACE CABLE ASSIGNMENT

Interface Signal Name	Data Set Connector (CINCH DB-25-P PLUG)	Signal Name	Interface Connector (W021MJ*)
	1	AA	Protective Ground
	7	AB	Signal Ground
#SDB	2	BA	Transmit Data
#RDB	3	BB	Receive Data
#RSB	4	CA	Request to Send
#CSDB	5	CB	Clear to Send
#SRDB	6	CC	Set to Ready
#TRDYB	20	CD	Terminal Ready
#R1NGB	22	CE	Ring
#CDETB	8	CF	Carrier Detect
#SCTEB	24	DA	Terminal Transmit Clock
#SCTB	15	DB	Set Transmit Clock
#SCRB	17	DD	Set Receive Clock

* Special module with all pins available and ground connections for shielding.




Diagram 5. SDR SERIAL I/O GATING




Diagram 6. TRANSMIT/RECEIVE STATE GATING




Diagram 7 . CONTROL REGISTER 2 (FRAME SIZE)

Frame Counter (Diagram 8)

The frame counter determines by its overflow when a character has been received or transmitted, thus making the positive transition of #FR3+ the character received/transmitted signal. It is reloaded from Control Register 2, each character time making use of the fact that the register is zero at this time. It is thus necessary only to clear the register at the beginning of an operation via the #SVC signal. The frame counter is normally incremented when in the text state and not in a transition state (#SVC+). The #IOPCS signal forces the counter to wait one bit time on character synchronization when parity checking is enabled to take account of the parity bit on the SYN character.

State Synchronization (Diagram 9)

The #SVC state and #SVC-positive transition are used throughout the interface to clear it on a XMT/REC state change or a change in the text state. The remainder of the logic is necessary for its synchronization to the clock signal.

Text State and Sync Detection (Diagram 10)

The text state is embodied in the flip-flop #IFMD. The flip-flop is one bit of Control Word 1 and is therefore accessed through the AC under program control. Two of its other input gates place #IFMD in the correct state when the XMT/REC state is entered. The remaining gate sets #IFMD in the text state when character synchronization is found in the REC state. This transition is conditioned by #DTSY+ and strobed on the clock signal. #DTSY+ is the logic 1-and gate used to determine whether the first 8 bits of the SDR register contain the SYN character.




Diagram 8. FRAME COUNTER




Diagram 9. STATE SYNCHRONIZATION




Diagram 10. TEXT STATE AND SYNC DETECTION

Parity Gating (Diagram 11)

The check-vertical-parity-status flip-flop is designated #EBPC in the interface. It is manipulated in the same manner as described above for other bits in Control Word 1. The parity error flip-flop is #PAR and normally is set to zero when #EBPC is not set. When parity checking is enabled, the accumulated parity in #PATY is compared against the last bit of the character when receiving, and #PAR is set if they are not the same.

Clear- and Request-to-Send Gating (Diagram 12)

The contents of the transmit request flip-flop (#XTRQ) is jammed into the request-to-send flip-flop (#RQSD) at the end of each data-break cycle requested by the interface. Since the cleared status of #RQSD is (request-to-transmit) a gate is provided to set #RQSD immediately upon the transition of #XTRQ if the interface is in neither the XMT or REC state. This method of control of request-to-send guarantees that the processing of the current character will be concluded before the XMT/REC state is changed. Furthermore, if #RQSD is set, at least one character must be transmitted before a receive operation can occur.

The clear-to-send indication, #CLSD, is derived from the data set signal #CSDB. In order to avoid a spurious receive state, clear-to-send must be delayed from dropping after request-to-send drops. This delay is necessary because the data set brings up carrier after first dropping it when clear-to-send drops. It appears that this is the result of the data set "flushing" itself after a transmit operation.

Character Service Interrupt Flag (Diagram 13)

The interface's character interrupt flag is #SRSV. This flag is set in the text state on each received character, and in the text state on each character transmitted if there




Diagram 11. PARITY GATING




Diagram 12. CLEAR- AND REQUEST-TO-SEND GATING




Diagram 13. CHARACTER SERVICE INTERRUPT FLAG

is still a transmit request pending. Every time the frame counter overflows, an #ENDI pulse is generated. This pulse is normally the character service request except when a change in text mode generates a false overflow, thus the need for #BRENB.

Status Indicators (Diagram 14)

Diagram 14 shows the remaining status bits of Control Word 1. Terminal ready (#TMRD) and data lost (#DLST) can be manipulated under program control as described above. Set ready (#STRDY) and (#RING) are only gates since they present static status of the data set.

Control Word 1 EAC Gating (Diagram 15)

Diagram 15 shows the gating necessary to load Control Word 1 on the extended AC buss (EAC).

Miscellaneous Pulses (Diagram 16)

To prevent undue loading of the PDP-8 power clear signal and to allow for reshaping the pulse, #PWCLR is derived. #INVMK is the pulse used to invert under mask the bits in Control Word 1.




Diagram 14. STATUS INDICATORS




Diagram 15. CONTROL WORD 1 EAC GATING




Diagram 16. MISCELLANEOUS PULSES

APPENDIX I

**PDP-8/201A LINE ADAPTOR INTERFACE
FOR USE WITH A
PDP-8 WITH THE DATA-BREAK FACILITY**

APPENDIX I

TABLE OF CONTENTS

	<u>Page</u>
Data Break Control.....	I-1
Data Break Address.....	I-3
Device Select Code.....	I-3
Device Selection Gating.....	I-7
Interrupt Control.....	I-7
Extended Accumulator Control.	I-10
Accumulator Input Gating.....	I-10
Extended Accumulator Buffers.....	I-10
Data Bit Buffers.....	I-10
Miscellaneous Circuits.....	I-10
Cable Layout.....	I-16
Module Utilization.....	I-16

APPENDIX I
LIST OF TABLES

<u>Tables</u>		<u>Page</u>
I-1	Buffered Accumulator Outputs.....	I-18
I-2	Buffered Memory Buffer Output Lines....	I-19
I-3	Accumulator Inputs.....	I-20
I-4	Programmed Input/Output Control.....	I-21
I-5	Data-Break Address Lines.....	I-22
I-6	Data-Break Input Lines.....	I-23
I-7	Data-Break Control Signals.....	I-24
I-8	Panel 1 - Common Section.....	I-25
I-9	Panel 1 - Common Section.....	I-26
I-10	Panel 2 - Port O/Line Adaptor 1.....	I-27
I-11	Panel 2 - Port O/Line Adaptor 1.....	I-28

APPENDIX I
LIST OF DIAGRAMS

<u>Diagram</u>		<u>Page</u>
I-1	Data Break Control.....	I-2
I-2	Data Break Address Lines.....	I-4
I-3	Device Decoding.....	I-6
I-4	Device Selection Gating.....	I-8
I-5	Interrupt Control.....	I-9
I-6	Extended Accumulator Control.....	I-11
I-7	Accumulator Input Gating.....	I-12
I-8	Extended Accumulator Buffers.....	I-13
I-9	Data Bit Buffers.....	I-14
I-10	Miscellaneous Circuits.....	I-15
I-11	Cable Layout.....	I-17

APPENDIX I
LIST OF FIGURES

<u>Figure</u>	<u>Page</u>
I-1 W021MG Address Card.....	I-5

BLANK PAGE


PDP-8/201A LINE ADAPTOR INTERFACE
FOR USE WITH A
PDP-8 WITH THE DATA-BREAK FACILITY

The remainder of the logic and details of the 201A data communication adaptor using the data-break facility is presented in this Appendix. With reference to Figure 1, the body of the logic to be discussed here is considered to make up the PDP-8/201A line adaptor interface.

The total 201A data communications adaptor is realized in two DEC 1943 wire-wrap panels. For the purpose of this report, each panel is called a bay. In this version of the adaptor, for the most part, the PDP-8/201A line adaptor interface is in Bay 1 with the 201A line adaptor in Bay 2. Throughout the remainder of this Appendix, unless noted otherwise, the logic discussed is in Bay 1.

Data Break Control (Diagram I-1)

The line adaptor signals the PDP-8 through the #BKRQ flip-flop that a data transfer is desired to or from PDP-8 core. The address within the PDP-8 memory is read by the PDP-8 from the data address lines. The low-order bit of this address is given by DIAD11. When the break request is given, the direction of the transfer is specified by the PICTL signal. When the PDP-8 enters the break state and the address is loaded into the memory address register, an address accepted pulse is generated by the PDP-8. At this time, the break request signal must be dropped by the interface. During the break state, as defined by the BBREAK signal, the BT1 pulse indicates the end of the break cycle, and is used to strobe the contents of the designated memory location from the buffered memory buffer register into the SDR register. The PDP-8 will also strobe the data-break input lines (DATA BIT) into memory at this time in case the transfer direction is into core. The break request signal is generated each time the frame counter overflows while



in the text state, and when the interface first enters the transmit state to fetch the first character to be transmitted. All of the logic shown in this diagram is in Bay 2 of the interface.

Data Break Address (Diagram I-2)

The 201 line adaptor has assigned two sequential locations in PDP-8 core to be used as buffers for incoming (received) and outgoing (transmitted) data. These two locations are specified in the hardware on a W021MG address card. The address is a 14-bit address to allow the buffers to be in any core bank. The 15th or low-order bit is not required because a pair of locations is being specified. By convention, the even location of the pair is the receive buffer and the odd location is the transmit buffer. Using the DEC numbering convention, the address is given by the vector ADDR(0)...ADDR(14). Schematically, the W021MG module is shown in Figure I-1.

These address lines are then buffered as shown in Diagram I-2 and form the inputs for the data break address (DADR); the low-order bit (DIAD11) is generated by the request-to-send signal and is shown in Diagram I-1.

The j -th position ($j=0, \dots, 13$) of the address is a 0 if there is a jumper to ground at that position and is a 1 otherwise. The W021MG address card is located in module position 1B09. If any of the three high-order positions (ADDR(0), ADDR(1), or ADDR(2)) is a 1, there must be extended memory capabilities on the PDP-8, and the eleventh or address extension cable must be provided.

Device Select Code (Diagram I-3)

The device select code is a two octal digit number which selects an external device during an input/output operation. The device code appears in positions 3 through 8 of the memory buffer (M.B.) during an IOT instruction, alerting the external device that it is being selected.




Diagram I-2. DATA-BREAK ADDRESS LINES




Figure I - 1. W021MG Address Card.




Diagram I-3. DEVICE DECODING

The 201A L.A. has associated with it three separate device codes as discussed above. In order to specify the three devices it is sufficient, because of the aforementioned requirements, to define only a four-bit number, which appears in positions 3-6 of the M.B. during an IOT instruction. This number must also be realized in the hardware, and this is accomplished via an R002 diode module found in position 1A13 and pictured at the far left of Diagram I-3.

Thus to specify the desired set of device codes the appropriate diodes are removed. For example, using the set 40, 41, 42 as before, the diodes connected to pins E, H, L, and P must be removed.

The remainder of Diagram I-3 shows the gating necessary to obtain the signals to identify each of the devices.

Device Selection Gating(Diagram I-4)

The gates shown in Diagram I-4 are located in Bay 2 and provide the signals to differentiate between Control Word 1 and Control Word 2 operation.

Interrupt Control (Diagram I-5)

Every time a character is transferred between the 201A L.A. and the PDP-8's memory, a character service flag (#SRSV) is set as described above.

This flag in turn sets the appropriate interrupt flag, Transmit (XINT) or Receive (RINT), which causes an interrupt request. If interrupts are enabled in the PDP-8, a program interrupt is generated. Via the appropriate IOT micro-instruction, the program can identify the device causing the interrupt. The SKIP signal will be generated, and a program skip forced if this IOT is executed. It is the program's responsibility to clear the interrupt after it is identified, and the remainder of the gates allow for this.




Diagram I-4. DEVICE SELECTION GATING

J - 9




Diagram I-5. INTERRUPT CONTROL

Extended Accumulator Control (Diagram I-6)

In order to provide the IOT structure described in the Programming and Control Considerations section, the Extended Accumulator (EAC) buss was implemented. The full power of the EAC is not realized until multiple devices are using the buss, since it provides the mechanism for multiple inputs to the PDP-8 AC. Diagram I-6 shows the gating necessary to generate the SKIP signal when a skip under mask IOT is executed

Accumulator Input Gating (Diagram I-7)

Diagram I-7 shows the buffers which gate the EAC buss onto the AC buss. For other devices to use the EAC buss they need only provide the appropriate input to the ENBL gate and the gates for the EAC buss.

Extended Accumulator Buffers (Diagram I-8)

Diagram I-8 shows a set of buffers necessary to accomplish the inversion to gate the EAC onto the AC. The clamped loads for the EAC buss are also indicated.

Data Bit Buffers (Diagram I-9)

Diagram I-9 shows the buffers used to provide isolation between the SDR register outputs and the data inputs on a data break into the PDP-8. There is no gating signal provided on these buffers since this is the only device using the data bit lines.

Miscellaneous Circuits (Diagram I-10)

Diagram I-10 is best described as the left-over circuits without a logical home.

I - 11




Diagram I-6. EXTENDED ACCUMULATOR CONTROL





Diagram I-8. EXTENDED ACCUMULATOR BUFFERS



I - 13




Diagram I-9. DATA BIT BUFFERS




Diagram I-10. MISCELLANEOUS CIRCUITS

Cable Layout (Diagram I-11)

The input/output cables for the 201A L.A. are shown in Diagram I-11. The correspondences between the signal names, module positions, and pin connections for the 201A L.A. and the PDP-8 are given in Tables I-1 through I-7.

Module Utilization (Tables I-8 through I-11)

Tables I-8 through I-11 give the module utilization for a 201A L.A. In addition to the module utilization, a complete signal name map is also shown.

	01	02	03	04	05	06	07	08	09
D	BAC00	BMB00			AC00		DADRC	DABT00	ADREX1
E	BAC01	BMB01			AC01		DADRC	DABT01	ADREX2
F					AC02		DADRC	DABT02	ADREX3
H	BAC02	BMB02			AC03		DADRC	DABT03	
J					AC04		DADRC	DABT04	
K	BAC03	BMB03-			AC05		DADRC	DABT05	
L					AC06		DADRC	DABT06	
M	BAC04	BMB03			AC07		DADRC	DABT07	
N					AC08		DADRC	DABT08	
P	BAC05	BMB04-							
R									
S	BAC06	BMB04							
T	BAC07	BMB05-							
U									
V	BAC08	BMB05							

D	BAC09	BMB06-		AC09		DADRC	DABT09	ADREX1
E	BAC10	BMB06		AC10		DADRC	DABT10	ADREX2
F				AC11		DADRC	DABT11	ADREX3
H	BAC11	BMB07-						
J								
K	IOP1	BMB07		SKIP		BKRQ#		
L	IOP2	BMB08-		INT,EQ		DICTL		
M						BBREAK		
N	IOP4C	BMB08				ADDACC		
P								
R	BT1C	BMB09						
S	BT2A	BMB10						
T								
U								
V	BPULRC	3MB11						

Diagram I-11. CABLE LAYOUT

TABLE I-1

BUFFERED ACCUMULATOR OUTPUTS

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A01D, A02D	BAC00	→	→	BAC0	ME34D
A01E, A02E	BAC01	→	→	BAC1	ME34E
A01H, A02H	BAC02	→	→	BAC2	ME34H
A01K, A02K	BAC03	→	→	BAC3	ME34K
A01M, A02M	BAC04	→	→	BAC4	ME34M
A01P, A02P	BAC05	→	→	BAC5	ME34P
A01S, A02S	BAC06	↑	→	BAC6	ME34S
A01T, A02T	BAC07	→	→	BAC7	ME34T
A01V, A02V	BAC08	→	→	BAC8	ME34V
B01D, B02D	BAC09	→	→	BAC9	MF34D
B01E, B02E	BAC10	→	→	BAC10	MF34E
B01H, B02H	BAC11	→	→	BAC11	MF34H

TABLE I-2

BUFFERED MEMORY BUFFER OUTPUT LINES

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A03D, A04D	BMB00	—◊—	—◊—	BMB0(1)	ME35D
A03E, A04E	BMB01	—◊—	—◊—	BMB1(1)	ME35E
A03H, A04H	BMB02	—◊—	—◊—	BMB2(1)	ME35H
A03K, A04K	BMB03-	—◊—	—◊—	BMB3(0)	ME35K
A03M, A04M	BMB03	—◊—	—◊—	BMB3(1)	ME35M
A03P, A04P	BMB04-	—◊—	—◊—	BMB4(0)	ME35P
A03S, A04S	BMB04	—◊—	—◊—	BMB4(1)	ME35S
A03T, A04T	BMB05-	—◊—	—◊—	BMB5(0)	ME35T
A03V, A04V	BMB05	—◊—	—◊—	BMB5(1)	ME35V
B03D, B04D	BMB06-	—◊—	—◊—	BMB6(0)	MF35D
B03E, B04E	BMB06	—◊—	—◊—	BMB6(1)	MF35E
B03H, B04H	BMB07-	—◊—	—◊—	BMB7(0)	MF35H
B03K, B04K	BMB07	—◊—	—◊—	BMB7(1)	MF35K
B03M, B04M	BMB08-	—◊—	—◊—	BMB8(0)	MF35M
B03P, B04P	BMB08	—◊—	—◊—	BMB8(1)	MF35P
B03S, B04S	BMB09	—◊—	—◊—	BMB9(1)	MF35S
B03T, B04T	BMB10	—◊—	—◊—	BMB10(1)	MF35T
B03V, B04V	BMB11	—◊—	—◊—	BMB11(1)	MF35V

TABLE I-3

ACCUMULATOR INPUTS

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A05D, A06D	AC00	*	*	AC0	PE2D
A05E, A06E	AC01	*	*	AC1	PE2E
A05H, A06H	AC02	*	*	AC2	PE2H
A05K, A06K	AC03	*	*	AC3	PE2K
A05M, A06M	AC04	*	*	AC4	PE2M
A05P, A06P	AC05	*	*	AC5	PE2P
A05S, A06S	AC06	*	*	AC6	PE2S
A05T, A06T	AC07	*	*	AC7	PE2T
A05V, A06V	AC08	*	*	AC8	PE2V
B05D, B06D	AC09	*	*	AC9	PF2D
B05E, B06E	AC10	*	*	AC10	PF2E
B05H, B06H	AC11	*	*	AC11	PF2H

*Note: Collector of Grounded-Emitter Transistor

TABLE I-4
PROGRAMMED INPUT/OUTPUT CONTROL

201A LINE ADAPTOR			OP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B05M, B06M	INTREQ	*1	*1	INTERRUPT REQUEST	PF2M
B05K, B06K	SKIP	*1	*1	SKIP	PF2K
B01K, B02K	IOP1	→	→	IOP1	MF34K
B01M, B02M	IOP2	→	→	IOP2	MF34M
B01P, B02P	IOP4C	→	→	IOP4	MF34P

*Note: Collector of Grounded-Emitter Transistor

TABLE I - 5
DATA-BREAK ADDRESS LINES

201A LINE ADAPTOR				PDP - 8			
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL		SIGNAL NAME		INTERFACE CONNECTION
A09H	ADREX3	↔	↔	ADDR EXT 3	ME30H		
A09E	ADREX2	↔	↔	ADDR EXT 2	ME30E		
A09D	ADREX1	↔	↔	ADDR EXT 1	ME30D		
A07D	DADR00	↔	↔	DATA ADDR 0(1)	PE3D		
A07E	DADR01	↔	↔	DATA ADDR 1(1)	PE3E		
A07H	DADR02	↔	↔	DATA ADDR 2(1)	PE3H		
A07K	DADR03	↔	↔	DATA ADDR 3(1)	PE3K		
A07M	DADR04	↔	↔	DATA ADDR 4(1)	PE3M		
A07P	DADR05	↔	↔	DATA ADDR 5(1)	PE3P		
A07S	DADR06	↔	↔	DATA ADDR 6(1)	PE3S		
A07T	DADR07	↔	↔	DATA ADDR 7(1)	PE3T		
A07V	DADR08	↔	↔	DATA ADDR 8(1)	PE3V		
B07D	DADR09	↔	↔	DATA ADDR 9(1)	FF3D		
B07E	DADR10	↔	↔	DATA ADDR 10(1)	PF3E		
B07H	DADR11	↔	↔	DATA ADDR 11(1)	PF3H		

TABLE I-6
DATA-BREAK INPUT LINES

201A LINE ADAPTOR			PDP-8			INTERFACE CONNECTION
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME		
A08D	DABT00	→	→	DATA-BIT 0	PE4D	
A08E	DABT01	↔	↔	DATA-BIT 1	PE4E	
A08H	DABT02	↔	↔	DATA-BIT 2	PE4H	
A08K	DABT03	↔	↔	DATA-BIT 3	PE4K	
A08M	DABT04	↔	↔	DATA-BIT 4	PE4M	
A08P	DABT05	↔	↔	DATA-BIT 5	PE4P	
A08S	DABT06	↔	↔	DATA-BIT 6	PE4S	
A08T	DABT07	↔	↔	DATA-BIT 7	PE4T	
A08V	DABT08	↔	↔	DATA-BIT 8	PE4V	
B08D	DABT09	↔	↔	DATA-BIT 9	PF4D	
B08E	DABT10	↔	↔	DATA-BIT 10	PF4E	
B08H	DABT11	↔	↔	DATA-BIT 11	PF4H	

TABLE I - 7
DATA-BREAK CONTROL SIGNALS

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B07K	BKRQ#			BREAK REQUEST	PF3K
B07M	DICTL			TRANSFER DIRECTION	PF3M
B07P	BBREAK			B BREAK	PF3P
B07S	ADDACC			ADDRESS ACCEPTED	PF3S
B01S, B02S	BT1C			BT1	MF34S
B01T, B02T	BR2A			BT2A	MF34T
B01V, B02V	BPCLRC			B POWER CLEAR	MF34V

*Note: Collector of a Grounded-Emitter Transistor.

COMMON SECTION PANEL I

SEARCH SECTION

TABLE I-8

PANEL 1 . . . COMMON SECTION

A17	A18	A19	A20	A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31	A32
R123	R2C2			R123											
A															
B															
C															
D	EAC02- IOP4														
E	EAC01- DVS1C														
F	LCAC- dpCLR														
H	AC01														
J	ACC1 XINT+														
K	EAC02- #SSSV-														
L	EAC03- #XIT-														
M	LDAC-														
N	AC02 IOP4														
P	AC03 DFVSLC														
R	EAC04- APCLR														
S	EAC05- RINT+														
T	LDAC-														
U	AC04 #SSSV-														
V	AC05 #RCLC-														
u17	b1w	b1s	b2c	b21	b22	b23	b24	b25	b26	b27	b28	b29	b30	b31	b32
R123	#J2Z	R111	R123												
A															
B															
C															
D	EAC06- EAC07	IOP4C	#SRC4+												
E	LCAC- EAC07	CTWDC	#SRC7+												
F															
G	EAC07 EAC08	#SR5V+	CABT6												
J	EAC07 EAC04		CABT7												
K	EAC08- EAC05	BT1C	#SR6A+												
L	EAC09- EAC06		#SRC9+												
M	LDAC- EAC07														
N	AC08 EAC08	BT1	DABT08												
P	AC09 EAC09	BT1	DABT09												
R	EAC10- EAC10		#SR10+												
S	EAC11- EAC11		#SR11+												
T	LDAC- DIACL1														
U	AC11 DIGITL		DABT10												
V	AC11		DABT11												

TABLE I-9

PANEL 3 ... PORT OFFLINE ADAPTOR 1

TANIA 10

PANEL 2 PORT LINE ADAPTER 1

	A17	A16	A15	A20	A21	A22	A23	A24	A25	R205	R205	R205	R123	R123	A30	A31	A32
P207					R201	R201	R201	R201	R201								
A	C																
1	R4-1+																
F	#7V-																
F																	
J	#LINF-																
J	#LINF+																
K	#CLCK																
L	#LINE+																
M	#RZF																
N	#FR3+																
P	#PATY-																
Q	#IT3F+																
R	#FR3+																
S	#PATY+																
T																	
U																	
V																	
C																	
1	#INPK #GNE2C																
F	#INPK #ALAC #START																
F	#GNDIS #GND/C																
H	#RFLC-																
J	#AM+																
K	#CLCK #PHLLK #PGLR																
L	#IFMU+ #PKG+																
M	#IN-N)-																
N	#SVL-																
P	#BS31																
Q	#INPK #INPK #INPK #INPK																
R	#TSC# #TSC# #TSC# #TSC#																
S	#SPSY- #FSKSY																
T	#ACCI #ACCI #ACCI #ACCI																
U	#ACTY- #ACTY- #ACTY- #ACTY																
V	#PCF+																
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
A																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R205
C																	
1	R117	R114	R114	R114	R121	R121	R121	R121	R121	R111	R111	R111	R692	R692	R205	R205	R

APPENDIX II

**201A LINE ADAPTOR INTERFACE
FOR USE ON
THE DATA CONCENTRATOR**

APPENDIX II

TABLE OF CONTENTS

	<u>Page</u>
Data-Break Control.....	II-3
Data-Break Address and Data Gating.....	II-5
Common Data Address Gating.....	II-5
Scan Address Buffers	II-8
Address Decoding.....	II-8
Data-Break and Device Selection.....	II-8
Device Selection Gating.....	II-8
Scan Interrupt Service Request.....	II-8
Transmit Clock Gating.....	II-14
"I'm Here" Indication....	II-14
Buffered Memory Buffer Buffers.....	II-14
Accumulator Output Buffers.....	II-14
Miscellaneous Circuits.....	II-19
Cable Layout.....	II-19
Module Utilizations.....	II-19

APPENDIX II

LIST OF TABLES

<u>Table</u>		<u>Page</u>
II-1	Buffered Accumulator Outputs.....	II-22
II-2	Buffered Memory Buffer Output Lines.....	II-23
II-3	Programmed Input/Output Control.....	II-24
II-4	Data-Break Address Lines.....	II-25
II-5	Data-Break Input Lines.	II-26
II-6	Data-Break Control Signals.....	II-27
II-7	Data-break Request and Select.....	II-28
II-8	Extended Accumulator Inputs.....	II-29
II-9	Scan Address.....	II-30
II-10	Scanner Control Signals.....	II-31
II-11	Transmit Clock.....	II-32
II-12	Panel 1 - Common Section.....	II-33
II-13	Panel 1 - Common Section.....	II-34
II-14	Panel 2 - Port 0/Line Adaptor 1	II-35
II-15	Panel 2 - Port 0/Line Adaptor 1	II-36
II-16	Panel 3 - Port 1/Line Adaptor 2	II-37
II-17	Panel 3 - Port 1/Line Adaptor 2	II-38
II-18	Panel 4 - Port 2/Line Adaptor 3	II-39
II-19	Panel 4 - Port 2/Line Adaptor 3	II-40
II-20	Panel 5 - Port 3/Line Adaptor 4	II-41
II-21	Panel 5 - Port 3/Line Adaptor 4	II-42

APPENDIX II

LIST OF DIAGRAMS

<u>Diagram</u>		<u>Page</u>
II-1	Data-Break Control.....	II-4
II-2	Data-Break Address and Data Gating.....	II-6
II-3	Common Data Address Gating.....	II-7
II-4	Scan Address Buffers.....	II-9
II-5	Address Decoding.....	II-10
II-6	Data-Break and Device Selection.....	II-11
II-7	Device Selection Gating.....	II-12
II-8	Scan Interrupt Service Request.....	II-13
II-9	Transmit Clock Gating.....	II-15
II-10	"I'm Here" Indication.....	II-16
II-11	Buffered Memory Buffer Buffers.....	II-17
II-12	Accumulator Output Buffers.....	II-18
II-13	Miscellaneous Circuits.....	II-20
II-14	Cable Layout.....	II-21

APPENDIX II

LIST OF FIGURES

<u>Figure</u>		<u>Page</u>
II-1	Organization of the Data Concentrator...	II-2

BLANK PAGE

201A LINE ADAPTOR INTERFACE FOR USE ON THE DATA CONCENTRATOR

The remainder of the logic and details of the 201A communication adaptors used on the Data Concentrator are presented in this Appendix. Figure II-1 shows in block form the general organization of the Data Concentrator, to the extent that it concerns the 201A line adaptors. The control of AC transfers and interrupts for the PDP-8 is handled by the scanner. In order to address a line adaptor (for the purposes here, a 201A line adaptor) the scan address register must be loaded with what corresponds to the line adaptor's logical address. This logical address, in reality, is the core address of its receive or transmit buffer. When the scanner is interrupted by a line adaptor, it in turn interrupts the PDP-8 with the scan address register set to the receive or transmit buffer address depending on the type of interrupt. The IOT structure is the same as described for the basic 201A line adaptor once the scan address register is pointed to the line adaptor.

The normal operation for the scanner is to scan, in turn, each of the 64 full-duplex lines looking for an interrupt. When an interrupt is found, the scanner is stopped and a PDP-8 interrupt is generated. After servicing the scanner interrupt (indirectly a line adaptor interrupt), the scanner is restarted.

The multiplexor is a buss-type multiplexor where the device presently selected gates its address and data information onto common busses. A device requests a data-break cycle by pulling to ground its break request line, and the data break is granted when its select line goes to -3v. In order to realize this buss concept, certain of the normal PDP-8 signals are electrically inverted at the multiplexor interface.




Figure II-1. ORGANIZATION OF THE DATA CONCENTRATOR

There are four 201A line adaptors on the Data Concentrator. They all have a common control section which, in the context of Figure 1, is the PDP-8/201A line adaptor interface. The common section is Bay 1 of the complex with Bays 2-5, representing the four 201A line adaptors. The individual signal names in the 201A line adaptor contain a # sign which is replaced by a 1, 2, 3, or 4 in the particular line adaptor. The common signals are distinguished by the absence of a # sign. Unless otherwise noted, the logic shown in the diagrams in this Appendix is realized in Bay 1.

Data-Break Control (Diagram II-1)

By setting the #BKRQ flip-flop, the line adaptor signals the PDP-8 (through the multiplexor) that a data transfer is desired to or from PDP-8 core. The multiplexor responds with the BKAC# signal when the data-break cycle is granted. The direction of the transfer is specified by the DICTL signal. When the PDP-8 enters the break state, the address is loaded into the memory address register and an address accepted pulse is generated by the PDP-8. At this time, the break request signal must be dropped by the interface. During the break state, as indicated by the logical-and of BBREAK and BKSL#, the BT1 pulse is used to generate a #BRKDN pulse which strobes the contents of the designated memory location from the buffered memory buffer register into the SDR register. The PDP-8 will also strobe the data-break input lines (DABT) into memory at this time in the case that the transfer direction is into core. The break request signal is generated each time the frame counter overflows when in the text state, and when the interface first enters the transmit state to fetch the first character to be transmitted. All of the logic shown in Diagram II-1 is in the individual line adaptor bay.




Diagram II-1. DATA-BREAK CONTROL

Data-Break Address and Data Gating (Diagram II-2)


Each 201A line adaptor has assigned two sequential locations in PDP-8 core to be used as buffers for incoming (received) and outgoing (transmitted) data. The low-order four bits, except for the lowest order bit, are specified by an address card shown in Diagram II-5. The high-order five bits (page address) are specified by the Scanner and are gated onto the data address lines when the PGEND signal is given, as derived in Diagram II-3. The remainder of the address bits are specified in Diagram II-3.

The contents of the SDR register are gated onto the data break input lines when the BKSL# signal is present, as shown in Diagram II-2. All of the logic shown in Diagram II-2 is in the individual line adaptor bay.

Common Data Address Gating (Diagram II-3)

There are a total of 128 scanner data lines (64 full-duplex pairs). This corresponds to one full PDP-8 page of buffers. In the twelve-bit PDP-8 address, the high-order five bits specify the page; the low-order bit specifies whether the address is a receive or transmit buffer as the bit is respectively zero or one. The remaining six bits specify which of the 64 line pairs is being referenced. These 64 line pairs are further broken down into eight blocks of eight lines each. Positions 5, 6, and 7 in the address thus specify the block address. A separate cable connects the scanner to each block of line adaptors and in turn provides the block address for those line adaptors, and a common bus (PGEND) to tell the scanner to load the page address on to the data address lines. Diagram II-3 indicates the gating necessary to gate the block address onto the data address lines and pull down the PGEND bus.

Diagram 11-2. DATA BREAK ADDRESS AND DATA GATING



II - 6

II - 7




Diagram II-3. COMMON DATA ADDRESS GATING

Scan Address Buffers (Diagram II-4)

These buffers provide the required isolation and signal levels to allow each 201A line adaptor to ascertain whether the current scan address is actually its address. These signals are fed to an address card which decodes the scan address actually assigned to the line adaptor.

Address Decoding (Diagram II-5)

This address card, located in the individual line adaptor bay, provides the line adaptor with its data break address within a scan block and the signals to determine if the current scan address is the line adaptor address.

Data-Break and Device Selection (Diagram II-6)

The first set of gates in Diagram II-6 derives the individual BKSL# signals from the multiplexor signals BKAC#. The BLKAC signal goes to -3v if any of the four 201A line adaptors is granted a data-break cycle by the multiplexor. The signals CTWD1 and CTWD2 are the assertion that the device codes corresponding to Control Word 1 or Control Word 2, respectively, have been detected during an 10⁴ microinstruction.

Device Selection Gating (Diagram II-7)

The gates shown in Diagram II-7 are located in the individual line adaptor bays and provide the signals to differentiate between Control Word 1 and Control Word 2 operations.

Scan Interrupt Service Request (Diagram II-8)

Every time a character is transferred between a 201A line adaptor and the PDP-8's memory, its character service flag (#SRSV) is set, as described previously. The SCNSVC buss is pulled to ground the next time the scan address matches the

II - 9




Diagram II - 4 . SCAN ADDRESS BUFFERS





Diagram II-5. ADDRESS DECODING

Diagram II-6. DATA-BREAK AND DEVICE SELECTION






Diagram II-7. DEVICE SELECTION GATING




Diagram II-8. SCAN INTERRUPT SERVICE REQUEST

line adaptor's address, as specified by #BLOCK, #SCAN2, #SCAN1, #SCAN0_±. SCNSVC at this time causes a PDP-8 interrupt which the program can then identify.

Transmit Clock Gating (Diagram II-9)

The 201A data sets for the Data Concentrator have externally supplied transmit clocks. This specification allows transmit interrupt staggering and the use of different clock rates. The actual clock selection is made via a jumper card in Bay 1 while the driver for the data set is in the individual line adaptor bay.

"I'm Here" Indication (Diagram II-10)


The gating in Diagram II-10, located in the individual line adaptor bays, provides to the scanner a "not here" or "off-line" indication through the #HERE signal.

Buffered Memory Buffer Buffers (Diagram II-11)

This set of buffers is needed for loading reasons in each block of line adaptors. The buffers also provide the necessary inversion to give the correct signal polarity as needed in the line adaptors.

Accumulator Output Buffers (Diagram II-12)

This set of buffers is needed to provide the necessary driving capabilities for the line adaptors. The buffers also provide the necessary inversion to give the correct signal polarity to the line adaptors.






Diagram II-10. 'I'M HERE' INDICATION




Diagram II-11. BUFFERED MEMORY BUFFER BUFFERS




Diagram II-12. ACCUMULATOR OUTPUT BUFFERS

Miscellaneous Circuits (Diagram II-13)

PRYREQ and SPSVC identify to the scanner that the interrupt (SCNSVC) is from a 201A line adaptor. The DTALST buss is used to indicate to the scanner that a line adaptor has a data lost condition (this gate is in the individual line adaptor). The remaining gates provide the necessary electrical signal inversion.

Cable Layout (Diagram II-14)

The input/output cables for the 201A line adaptors are shown in Diagram II-14. The correspondences between the signal names, module positions, and pin connections for the 201A line adaptor block and the multiplexor or scanner are given in Tables II-1 through II-9.

Module Utilizations (Tables II-10 through II-21)

Tables II-10 through II-21 give the module utilization for the four 201A line adaptors comprising the block on the Data Concentrator. In addition to the module utilization, a complete signal name map is also shown.




Diagram II-20. MISCELLANEOUS CIRCUITS

D	BAC00C	BMB00+	DIAD00	DABT00	EAC00	SCAN0	--	--	--	--	--	--	--	--	--
E	RAC01C	BMB01+	DIAD01	DABT01	EAC01	SCAN1	--	--	--	--	--	--	--	--	--
F															
H	BAC02C	BMB02+	DIAD02	DABT02	EAC02	SCAN2	--	--	--	--	--	--	--	--	--
J															
K	BAC03C	BMB03-	DIAD03	DABT03	EAC03	SCAN3	--	--	--	--	--	--	--	--	--
L															
M	BAC04C	BMB03+	DIAD04	DABT04	EAC04	DEVSL1	--	--	--	--	--	--	--	--	--
N															
P	BAC05C	BMB04-	DIAD05	DABT05	EAC05	DEVSL2	--	--	--	--	--	--	--	--	--
R															
S	BAC06C	BMB04+	DIAD06	DABT06	EAC06	CK201A	--	--	--	--	--	--	--	--	--
T	BAC07C	BMB05-	DIAD07	DABT07	EAC07	CK201B	--	--	--	--	--	--	--	--	--
U															
V	BAC08C	BMB05+	DIAD08	DABT08	EAC08	CKTLPA	--	--	--	--	--	--	--	--	--
'A'															

D	BAC09C	BMB06-	DIAD09	DABT09	EAC09	BKRQ1	PRYREQ								
E	BAC10C	BMB06+	DIAD10	DABT10	EAC10	BKAC1	SPSVC								
F															
H	BAC11C	BMB07-	DIAD11	DABT11	EAC11	BKRQ2	PGENR								
J															
K	IOP1C	BMB07+	--	--	--	BKAC2	BLKSEL								
L	IOP2C	BMB08-	DICTL	--	--	BKRQ3	BLKBTO								
M	IOP4C	BMB08+	SBREAK	--	--	BKAC3	BLKBT1								
N															
P	BT1C	BMB09+	ADDACC	--	--	BKRQ4	BLKBT2								
R	BT2AC	BMB10+	--	--	--	BKAC4	DTALST								
S															
T	BpCLRC	BMB11+	--	--	--	--	HERE*								
U															
V															
'B'															

Diagram II-13. CABLE LAYOUT

TABLE II-1

BUFFERED ACCUMULATOR OUTPUTS

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A01D, A02D	BAC00C	→	→	CAC00-	A01D
A01E, A02E	BAC01C	→	→	CAC01-	A01E
A01H, A02H	BAC02C	→	→	CAC02-	A01H
A01K, A02K	BAC03C	→	→	CAC03-	A01K
A01M, A02M	BAC04C	→	→	CAC04-	A01M
A01P, A02P	BAC05C	→	→	CAC05-	A01P
A01S, A02S	BAC06C	→	→	CAC06-	A01S
A01T, A02T	BAC07C	→	→	CAC07-	A01T
A01V, A02V	BAC08C	→	→	CAC08-	A01V
B01D, B02D	BAC09C	→	→	CAC09-	B01D
B01E, B02E	BAC10C	→	→	CAC10-	B01E
B01H, B02H	BAC11C	→	→	CAC11-	B01H

TABLE II-2

BUFFERED MEMORY BUFFER OUTPUT LINES

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A03D, A04D	BMB00+	—◆—	—◆—	CMB00-	A02D
A03E, A04E	BMB01+	—◆—	—◆—	CMB01-	A02E
A03H, A04H	BMB02+	—◆—	—◆—	CMB02-	A02H
A03K, A04K	BMB03-	—>	—◇—	CMB03-	A02M
A03M, A04M	BMB03+	—◆—	—◆—	CMB04-	A02S
A03P, A04P	BMB04-	—◇—	—◇—	CMB05-	A02V
A03S, A04S	BMB04+	—◆—	—◆—	CMB06-	B02E
A03T, A04T	BMB05-	—◇—	—◇—	CMB07-	B02K
A03V, A04V	BMB05+	—◆—	—◆—	CMB08-	B02P
B03D, B04D	BMB06-	—◇—	—◇—	CMB09-	B02S
B03E, B04E	BMB06+	—◆—	—◆—	CMB10-	B02T
B03H, B04H	BMB07-	—◇—	—◇—	CMB11-	B02V
<hr/>					
B03K, B04K	BMB07+	—◆—	—◆—	CMB07-	B02K
B03M, B04M	BMB08-	—◇—	—◇—	CMB08-	B02P
B03P, B04P	BMB08+	—◆—	—◆—	CMB09-	B02S
B03S, B04S	BMB09+	—◆—	—◆—	CMB10-	B02T
B03T, B04T	BMB10+	—◆—	—◆—	CMB11-	B02V
B03V, B04V	BMB11+	—◆—	—◆—		

TABLE II-3

PROGRAMMED INPUT/OUTPUT CONTROL

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B01K, B02K	IOP1C	→	→	CIOP1	B01K
B01M, B02M	IOP2C	→	→	CIOP2	B01M
B01P, B02P	IOP4C	→	→	CIOP4	B01P

TABLE II-4

DATA-BREAK ADDRESS LINES

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A05D, A06D	DIAD00	→*	→	DADD00	A03D
A05E, A06E	DIAD01	→*	→	DADD01	A03E
A05H, A06H	DIAD02	→*	→	DADD02	A03H
A05K, A06K	DIAD03	→*	→	DADD03	A03K
A05M, A06M	DIAD04	→*	→	DADD04	A03M
A05P, A06P	DIAD05	→*	→	DADD05	A03P
A05S, A06S	DIAD06	→*	→	DADD06	A03S
A05T, A06T	DIAD07	→*	→	DADD07	A03T
A05V, A06V	DIAD08	→*	→	DADD08	A03V
B05D, B06D	DIAD09	→*	→	DADD09	B03D
B05E, B06E	DIAD10	→*	→	DADD10	B03E
B05H, B06H	DIAD11	→*	→	DADD11	B03H

*Note: Collector of a Grounded-Emitter Transistor.

TABLE II-5

DATA-BREAK INPUT LINES

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A07D, A08D	DABT00	—*	—◆	DBIT00	A04D
A07E, A08E	DABT01	—◆	—◆	DBIT01	A04E
A07H, A08H	DABT02	—◆	—◆	DBIT02	A04H
A07K, A08K	DABT03	—◆	—◆	DBIT03	A04K
A07M, A08M	DABT04	—◆	—◆	DBIT04	A04M
A07P, A08P	DABT05	—◆	—◆	DBIT05	A04P
A07S, A08S	DABT06	—◆	—◆	DBIT06	A04S
A07T, A08T	DABT07	—◆	—◆	DBIT07	A04T
A07V, A08V	DABT08	—◆	—◆	DBIT08	A04V
B07D, B08D	DABT09	—◆	—◆	DBIT09	B04D
B07E, B08E	DABT10	—◆	—◆	DBIT10	B04E
B07H, B08H	DABT11	—◆	—◆	DBIT11	B04H

*Note: Collector of a Grounded-Emitter Transistor.

TABLE II-6

DATA BREAK CONTROL SIGNALS

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B05M, B06M	DICTL	→*	→	TRADI	B03M
B05P, B06P	BBREAK	→	→	CBBRK	B03P
B05S, B06S	ADDACC	→	→	CADACP	B03S
B01S, B02S	BT1C	→	→	CBT1	B01S
B01T, B02T	BT2AC	→	→	CBT2A	B01T
B01V, B02V	BPCLRC	→	→	CPWCLR	B01V

*Note: Collector of a Grounded-Emitter Transistor.

TABLE II-7

DATA BREAK REQUEST AND SELECT

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B11D	BKRQ1	—	—	REQ2	D01D
B11E	BKAC1	—	—	SEL2	D01E
B11H	BKRQ2	—	—	REQ3	D01H
B11K	BKAC2	—	—	SEL3	D01K
B11M	BKRQ3	—	—	REQ4	D01M
B11P	BKAC3	—	—	SEL4	D01P
B11S	BKRQ4	—	—	REQ5	D01S
B11T	BKAC4	—	—	SEL5	D01T

TABLE II-8
EXTENDED ACCUMULATOR INPUTS

201A LINE ADAPTOR			SCANNER		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A09D, A10D	EAC00	→*	→	EAC00+	A07D, A08D
A09E, A10E	EAC01	→*	→	EAC01+	A07E, A08E
A09H, A10H	EAC02	→*	→	EAC02+	A07H, A08H
A09K, A10K	EAC03	→*	→	EAC03+	A07L, A08K
A09M, A10M	EAC04	→*	→	EAC04+	A07M, A08M
A09P, A10P	EAC05	→*	→	EAC05+	A07P, A08P
A09S, A10S	EAC06	→*	→	EAC06+	A07S, A08S
A09T, A10T	EAC07	→*	→	EAC07+	A07T, A08T
A09V, A10V	EAC08	→*	→	EAC08+	A07V, A08V
B09D, B10D	EAC09	→*	→	EAC09+	B07D, B08D
B09E, B10E	EAC10	→*	→	EAC10+	B07E, B08E
B09H, B10H	EAC11	→*	→	EAC11+	B07H, B08H

*Note: Collector of a Grounded-Emitter Transistor.

TABLE II-9

SCAN ADDRESS

201A LINE ADAPTOR			SCANNER		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A11D, A12D	SCAN 0	→	→	BXMT-	C03D
A11E, A12E	SCAN 1	→	→	BAD1-	C03E
A11H, A12H	SCAN 2	→	→	BAD2-	C03H
A11K, A12K	SCAN 3	→	→	BAD3-	C03K
B12M	BLKBTO	→	→	GND	D01M
B12P	BLGBT 1	→	→	GND	D01P
B12S	BLGBT 2	→	→	GND	D01S

TABLE II-10
SCANNER CONTROL SIGNALS

201A LINE ADAPTOR			SCANNER		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B12D	PRYREQ			PORQ+	D01D
B12E	SPSVC			SS0+	D01E
B12H	PGENB			PGENB+	D01H
B12K	BLKSEL			BKSLO-	D01K
B12T	DTALST			DLOST+	D01T
B12V	HERE*			LACHK-	D01V
A11M, A12M	DEVSL1			DSL+	C03M
A11P, A12P	DEVSL2			ESL+	C03P

*Note: Collector of a Grounded-Emitter Transistor

TABLE II-11
TRANSMIT CLOCK

201A LINE ADAPTOR			MULTIPLEXOR		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A13S, A14S	CK201A	—→	—→	CK2000	D03S
A13T, A14T	CK201B	—→	—→	CK240C	D03T
A13V, A14V	CKTLPA	—→	—→		

PRACTICAL CLOTHING 56

卷之三

TABLE II-12

PANEL I 1.27 ECONOM SECTION

II - 34

	A17	A18	A19	A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31	A32
R1C7	R111							R05C							
C	SCANC-BLKAC														
D	SCANC-BLKAC														
E	SCANC-BLKAC														
F	SCANC-BLKAC														
G	SCANC-DIADC7														
H	SCANC-DIADC7														
I	SCANI-BLKAC														
J	SCANI-BLKAC														
K	SCANI-BLKAC														
L	SCANI-BLKAC														
M	SCANI-BLKAC														
N	SCAN2-DIADC6														
O	SCAN2-DIADC6														
P	SCAN2-DIADC6														
Q	SCAN2-DIADC6														
R	SCAN2-DIADC6														
S	SCAN2-DIADC6														
T	SCAN2-DIADC6														
U	BKSL4-BLKAC														
V	BKSL4-BLKAC														
W	BKSL4-BLKAC														

	U17	H18	819	820	821	822	823	824	825	826	827	828	829	830	831	832	833
R1C7	R111	R011						R05C									
A																	
B																	
C	SCAN3-BLKAC																
D	SCAN3-BLKAC																
E	SCAN3-BLKAC																
F	SCAN3-BLKAC																
G	SCAN3-BLKAC																
H	SCAN3-BLKAC																
I	BSL4-BLKAC																
J	BSL4-BLKAC																
K	BSLSEL-BLKAC																
L	BSLSEL-BLKAC																
M	BSLSEL-BLKAC																
N	CLAD1-PGM8																
O	DEVSL1																
P	CTD2-B1AC																
Q	DEVSL2																
R	LOP4																
S	LOP4																
T	LOP4																
U	LOP4C																
V	LOP4C																
W	ILL																

TABLE II-13.

PANEL 2 ■ UNIT ONE: CHAPTER 1

LAW AND ORDER 1

A											
AC1	AC2	AC3	A04	A05	A06	A07	A08	A09	A10	A11	A12
W2C1C	E1AH	R111	W571	R111	R3C1	R3C2	R111	R201	R205	R205	R205
C	U	ISCH	IGN022	IRU+	1SRCK	1C4H+	IREC-	1RECE-	1SHIFT	1SHIFT	1SHIFT
E	E	IREB	IRING	IHEC+	1IJAЕ	10TND1	IROSС+	1SMIFT	1SR03-	1SR05-	1SMIFT
F	H	1CSd	1MING	1FL-	1SRCK	1CTAC1	IRED+	1RD+	1ZERSR	1ZERSR	1SR10+
J	K	1SKD8	1MING	1RL-	1CL11	1U1N02	IREC+	1BHD3	6MB09	6MB09	IGN014
L	M	1TRD8	1GHC2	1CLSL1.	1CND14	1ANGJK	1XME-	1SR01+	1SR03+	1SR05+	1SR09+
N	P	1CCF18	1DOL8Y	1CS+	DIALST	1L074	1A06JK	1A06JK	1SR00+	1SR02+	1SR04+
O	P	1SCIP	1CS+	1C5+	1IFMD+	1WMT+	1REFIX	1SR00+	1IMBSR	1IMBSR	1SR06+
Q	S	1SCRB	1GNC2	1BFIX	1SCR8	1XPI-	1REC-	1SMIFT	1SR01+	1SR04+	1SMIFT
R	T	1SRUB	1SRUB	1SRUB	1WSNC	1XTR4+	1AG6ST	1SR02+	1SR06-	1SR06-	1SMIFT
U	V	1STREY	1UFLAY	1RS1	1RS1	1STREY	1UFAY	1AG6ST	1BMB2	1BMB04	1IPATY+
W	X	1HET8	1STREY	1STREY	1RS1	1HET8	1BMSK	1BMSK	1BMB08	1BMB11	1GND14
Y	Z	1HET8	1STREY	1STREY	1RS1	1HET8	1BMSK	1BMSK	1BMSR	1BMSR	1EP2
A	B	BC1	BC2	BC3	PC4	BC5	BC6	BC7	B0A	B09	B10
C	D	ICU1	1Long34	1SC1/E	1SCK	1CCTD	1CCT	1EMXT	1CARDT	1IOPCS	1IOPCS
E	F	ICSA	1W0B	1SC1/E	1SCK	1CC1D	1PmCLR	1EMXT	1C0D	1BPLC+	1BPLC+
G	H	1RC5L+	1P1EP1	1SC1/E	1SCK	1REC+	1CLKCK	1BKRDN	1PC1LR	10SYND	10SYND
I	J	1P5d	1Long34	1SC1/E	1SCK	1REC+	1DTSY-	1CLOCK	10SYN-	1CR02+	1CR02+
K	L	1P5d	1P1EP1	1CUT8	1CUT8	1L37	1SRCK	1ZERSH	1ZERSH	1IFMD-	1IFMD-
M	N	1RCU8	1CUT8	1CUT8	1CUT8	1L37	1HFCB-	1ZRSK	1ZRSK	1REC+	1REC+
P	Q	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1PMLCN	1IWE-	10SYN	10SYN
R	S	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1JMP4C	1IWE-	10SYN	10SYN
T	U	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1JMP4C	1IWE-	10SYN	10SYN
A	B	BC1	BC2	BC3	PC4	BC5	BC6	BC7	R0A	R09	R10
C	D	ICU1	1Long34	1SC1/E	1SCK	1CCTD	1CCT	1EMXT	1CARDT	1IOPCS	1IOPCS
E	F	ICSA	1W0B	1SC1/E	1SCK	1CC1D	1PmCLR	1EMXT	1C0D	1BPLC+	1BPLC+
G	H	1RC5L+	1P1EP1	1SC1/E	1SCK	1REC+	1CLKCK	1BKRDN	1PC1LR	10SYND	10SYND
I	J	1P5d	1Long34	1SC1/E	1SCK	1REC+	1DTSY-	1CLOCK	10SYN-	1CR02+	1CR02+
K	L	1P5d	1P1EP1	1CUT8	1CUT8	1L37	1SRCK	1ZERSH	1ZERSH	1IFMD-	1IFMD-
M	N	1RCU8	1CUT8	1CUT8	1CUT8	1L37	1HFCB-	1ZRSK	1ZRSK	1REC+	1REC+
P	Q	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1PMLCN	1IWE-	10SYN	10SYN
R	S	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1JMP4C	1IWE-	10SYN	10SYN
T	U	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1JMP4C	1IWE-	10SYN	10SYN
A	B	BC1	BC2	BC3	PC4	BC5	BC6	BC7	R0A	R09	R10
C	D	ICU1	1Long34	1SC1/E	1SCK	1CCTD	1CCT	1EMXT	1CARDT	1IOPCS	1IOPCS
E	F	ICSA	1W0B	1SC1/E	1SCK	1CC1D	1PmCLR	1EMXT	1C0D	1BPLC+	1BPLC+
G	H	1RC5L+	1P1EP1	1SC1/E	1SCK	1REC+	1CLKCK	1BKRDN	1PC1LR	10SYND	10SYND
I	J	1P5d	1Long34	1SC1/E	1SCK	1REC+	1DTSY-	1CLOCK	10SYN-	1CR02+	1CR02+
K	L	1P5d	1P1EP1	1CUT8	1CUT8	1L37	1SRCK	1ZERSH	1ZERSH	1IFMD-	1IFMD-
M	N	1RCU8	1CUT8	1CUT8	1CUT8	1L37	1HFCB-	1ZRSK	1ZRSK	1REC+	1REC+
P	Q	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1PMLCN	1IWE-	10SYN	10SYN
R	S	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1JMP4C	1IWE-	10SYN	10SYN
T	U	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1JMP4C	1IWE-	10SYN	10SYN
A	B	BC1	BC2	BC3	PC4	BC5	BC6	BC7	R0A	R09	R10
C	D	ICU1	1Long34	1SC1/E	1SCK	1CCTD	1CCT	1EMXT	1CARDT	1IOPCS	1IOPCS
E	F	ICSA	1W0B	1SC1/E	1SCK	1CC1D	1PmCLR	1EMXT	1C0D	1BPLC+	1BPLC+
G	H	1RC5L+	1P1EP1	1SC1/E	1SCK	1REC+	1CLKCK	1BKRDN	1PC1LR	10SYND	10SYND
I	J	1P5d	1Long34	1SC1/E	1SCK	1REC+	1DTSY-	1CLOCK	10SYN-	1CR02+	1CR02+
K	L	1P5d	1P1EP1	1CUT8	1CUT8	1L37	1SRCK	1ZERSH	1ZERSH	1IFMD-	1IFMD-
M	N	1RCU8	1CUT8	1CUT8	1CUT8	1L37	1HFCB-	1ZRSK	1ZRSK	1REC+	1REC+
P	Q	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1PMLCN	1IWE-	10SYN	10SYN
R	S	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1JMP4C	1IWE-	10SYN	10SYN
T	U	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1JMP4C	1IWE-	10SYN	10SYN
A	B	BC1	BC2	BC3	PC4	BC5	BC6	BC7	R0A	R09	R10
C	D	ICU1	1Long34	1SC1/E	1SCK	1CCTD	1CCT	1EMXT	1CARDT	1IOPCS	1IOPCS
E	F	ICSA	1W0B	1SC1/E	1SCK	1CC1D	1PmCLR	1EMXT	1C0D	1BPLC+	1BPLC+
G	H	1RC5L+	1P1EP1	1SC1/E	1SCK	1REC+	1CLKCK	1BKRDN	1PC1LR	10SYND	10SYND
I	J	1P5d	1Long34	1SC1/E	1SCK	1REC+	1DTSY-	1CLOCK	10SYN-	1CR02+	1CR02+
K	L	1P5d	1P1EP1	1CUT8	1CUT8	1L37	1SRCK	1ZERSH	1ZERSH	1IFMD-	1IFMD-
M	N	1RCU8	1CUT8	1CUT8	1CUT8	1L37	1HFCB-	1ZRSK	1ZRSK	1REC+	1REC+
P	Q	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1PMLCN	1IWE-	10SYN	10SYN
R	S	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1JMP4C	1IWE-	10SYN	10SYN
T	U	1V+8C1	1CCT1	1V+8C1	1SC1/E	1L37	1JMP4C	1JMP4C	1IWE-	10SYN	10SYN

TABLE II-14

PANEL 3 : :: PORT 0/LINE ADAPTER

II-37

PANEL 3 ... PORT 1/LINE ACFTCR 2

PANEL 3 S.S. PORT LINE ACAPICR 2

TABLE II-17

PAPER 2714F ACAPICK 3

PROJECT 4/LINE ACROSS 3

II-39

TABLE III-13.

PANEL 4 • PORT 2/LINE ADAPTER

TABLE III-19.

PANEL 2-100 PORT 3/LINE AC/ACTOR 4

TABLE II-20

PCRT 3/LINE ADAPTER 4

TABLE XI 21

APPENDIX III

**PDP-8/201A LINE ADAPTOR INTERFACE
FOR USE WITH A
PDP-8 WITHOUT USING THE DATA-BREAK FACILITY**

APPENDIX III

TABLE OF CONTENTS

	<u>Page</u>
Pseudo Data-Break Control.....	III-2
Control Gating.....	III-2
BUF Register.....	III-2
BUF Gating.....	III-2
SDR Register... ..	III-7
Device Select Code.....	III-7
Device Selection Gating.....	III-7
Interrupt Control.....	III-11
Extended Accumulator Control.....	III-11
Accumulator Input Gating.....	III-11
Extended Accumulator Buffers.....	III-11
Miscellaneous Circuits.....	III-16
Cable Layout.....	III-16
Module Utilization.....	III-16

APPENDIX III

LIST OF DIAGRAMS

<u>Diagram</u>		<u>Page</u>
III-1	Pseudo Data-Break Control.....	III-3
III-2	Control Gating.....	III-4
III-3	BUF Register.....	III-5
III-4	BUF Gating.....	III-6
III-5	SDR Register.....	III-8
III-6	Device Select Code.....	III-9
III-7	Device Selection Gating.....	III-10
III-8	Interrupt Control.....	III-12
III-9	Extended Accumulator Control.....	III-13
III-10	Accumulator Input Gating.....	III-14
III-11	Extended Accumulator Buffers.....	III-15
III-12	Miscellaneous Circuits.....	III-17
III-13	Cable Layout.....	III-18

APPENDIX III

LIST OF TABLES

<u>Table</u>		<u>Page</u>
III-1	Buffered Accumulator Outputs.....	III-19
III-2	Accumulator Inputs.....	III-20
III-3	Timing Control Signals.....	III-21
III-4	Programmed Input/Output Control.....	III-22
III-5	Panel 1 - Common Section (without Data-Break).....	III-23
III-6	Panel 1 - Common Section (without Data-Break).....	III-24
III-7	Panel 2 - Port 0/Line Adaptor # (without Data-Break).....	III-25
III-8	Panel 2 - Port 1/Line Adaptor # (without Data-Break).....	III-26

PDP-8/201A LINE ADAPTOR INTERFACE
FOR USE WITH A
PDP-8 WITHOUT USING THE DATA-BREAK FACILITY

The only difference between this version of the 201A communication adaptor and the basic 201A communication adaptor presented in Appendix I is that it uses a character buffer internal to the 201A line adaptor interface instead of using the data break facility and PDP-8 core buffers. This necessitates the addition of control circuitry to transfer characters between the SDR register and this internal buffer (BUF) and additional micro-instructions to read, write, and clear BUF. The additional device code for the set of IOTs is taken to be the fourth in the set used by 201A communication adaptor (see Programming and Control Considerations).

This set of IOTs is defined as follows:

Read Character Buffer (6XX1)

This micro-instruction causes the contents of the 201A line adaptor character buffer to be logically ORed to the accumulator.

Clear Character Buffer (6XX2)

This micro-instruction causes the 201A line adaptor character buffer to be cleared.

Write Character Buffer (6XX4)

This micro-instruction causes the contents of the PDP-8 accumulator to be loaded into the 201A line adaptor character buffer (BUF).

In order to use the same basic 201A line adaptor, the data break control signals were simulated, except that the transfer is to and from BUF instead of core. The remainder of the Appendix presents the detailed logic circuits with a brief description of their function.

Pseudo Data-Break Control (Diagram III-1)

Through the #BKRQ flip-flop, the line adaptor initiates the transfer to or from the SDR register from or to the BUF register. When #BKRQ is set, the direction of transfer is specified by the DICTL signal. The #BKRQ flip-flop is cleared by the first BT1 pulse after it is set. The next BT1 pulse is used to generate the #BRKDN signal which causes the reading or strobing of the BUF register. The #BRKQ flip-flop is set each time the frame counter overflows while in the text state and when the line adaptor first enters the transmit state to fetch the first character to be transmitted. All of the logic in Diagram III-1 is in Bay 2 of the interface.

Control Gating (Diagram III-2)

The PDP-8's address-accepted signal is simulated by the ADRAC flip-flop, and the buffered-break signal is effected by the BBRK flip-flop. The sequencing through the states effected by BBRK and ADRAC is accomplished by the BT1, and BT2 pulses. The BUF register is cleared by a PDP-8 power clear signal, an explicit IOT, and by the interface before it loads the SDR register into it. The signal used to load the SDR register into BUF is READ, while LOAD is generated by the IOT used to write or load BUF from the PDP-8 accumulator.

BUF Register (Diagram III-3)

Diagram III-3 shows the internal buffer register.

BUF Gating (Diagram III-4)

Diagram III-4 shows the drivers and control gating necessary to load the BUF register into the PDP-8 accumulator.

III - 3




Diagram III-1. PSEUDO DATA BREAK CONTROL





Diagram III-2. CONTROL GATING

III - 5




Diagram III - 3. BUF REGISTER




Diagram III-4. BUF GATING

SDR Register (Diagram III-5)

Diagram III-5 is a revision of Diagram 1, described in the report, to reflect the loading of the SDR register from BUF instead from the buffered memory buffer.

Device Select Code (Diagram III-6)

The device select code is a two octal digit number which selects an external device during an input/output operation. The device code appears in positions 5 through 8 of the memory buffer during an IOT instruction, alerting the external device when it is being selected.

This version of the 201A L.A. has associated with it four separate device codes as discussed above. In order to specify the four devices it is sufficient, because of the aforementioned requirements, to define only a four-bit number which appears in positions 3-6 of the M.B. during an IOT instruction. This number must also be realized in the hardware, and this is accomplished via an R002 diode module.

Thus to specify the desired set of devices codes the appropriate diodes are removed. For example, using the set 40,41,42,43, as before, the diodes connected to pins E, H, L, and P must be removed.

The remainder of Diagram III-6 shows the gating necessary to obtain the signals to identify each of the devices.

Device Selection Gating (Diagram III-7)

The gates shown in Diagram III-7 are located in Bay 2 and provide the signals to differentiate between Control Word 1 and Control Word 2 operation.




Diagram III-5. SDR REGISTER




Diagram III-6. DEVICE SELECT CODE




Diagram III-7. DEVICE SELECTION GATING

Interrupt Control (Diagram III-8)

Every time a character is transferred between the 201A L.A. and the BUF register, a character service flag (#SRSV) is set, as described before.

This flag in turn sets the appropriate flag, transmit (XINT) or receive (RINT), which causes an interrupt request. If interrupts are enabled in the PDP-8, a program interrupt is generated. Via the appropriate IOT micro-instruction, the program can identify the device causing the interrupt. The SKIP signal will be generated and a program skip forced if this IOT is executed. It is the program's responsibility to clear the interrupt after it is identified, and the remainder of the gates allow for this.

Extended Accumulator Control (Diagram III-9)

In order to provide the IOT structure described under Programming and Control Considerations, the extended accumulation (EAC) buss was implemented. The full power of the EAC is not realized until there are multiple devices using the buss, since it provides the mechanism for multiple inputs to the PDP-8 AC. Diagram III-9 shows the gating necessary to generate the SKIP signal on a skip under mask IOT.

Accumulator Input Gating (Diagram III-10)

Diagram III-10 shows the buffers which gate the EAC buss onto the AC buss. For other devices to use the EAC buss, they need provide only the appropriate input to the ENBL gate and the gates for the EAC buss.

Extended Accumulator Buffers (Diagram III-11)

Diagram III-11 shows a set of buffers necessary to accomplish the inversion to gate the EAC onto the AC. The clamped loads for the EAC buss are also indicated.




Diagram III-8. INTERRUPT CONTROL

III - 13




Diagram III-9. EXTENDED ACCUMULATOR CONTROL




Diagram III-10. ACCUMULATOR INPUT GATING




Diagram III-11. EXTENDED ACCUMULATOR BUFFERS

Miscellaneous Circuits (Diagram III-12)

Diagram III-12 is best described as the left-over circuits without a logical home.

Cable Layout (Diagram III-13)

The input/output cables for this version of the 201A line adaptor are shown in Diagram III-13. The correspondence between signal names, module positions, and pin connections for the 201A line adaptor and the PDP-8 are given in Tables III-1 through III-4.

Module Utilization (Tables III-5 through III-8)

Tables III-5 through III-8 give the module utilization for this version of the 201A line adaptor. In addition to the module utilization, a complete signal name map is also shown (Tables III-5 through III-8).

III-17




Diagram III-12. MISCELLANEOUS CIRCUITS

	01	02	03	04	05	06
D	BAC00	BMB00	BMB01		AC00	AC01
E	BAC01	BMB02	BMB02		AC02	
F		BMB03-			AC03	
H	BAC03	BMB03			AC04	
J		BMB04-			AC05	
K	BAC04	BMB04			AC06	
L		BMB05-			AC07	
M	BAC05	BMB05			AC08	
N						
P						
R	BAC06	BMB04			AC09	
S	BAC07	BMB05-			AC10	
T					AC11	
U					SKIP	
V	BAC08	BMB05			INTREQ	

'A'

	01	02	03	04	05	06
D	BAC09	BMB06-	BMB06		AC09	
E	BAC10	BMB06	BMB06		AC10	
F						
H	BAC11	BMB07-	BMB07		AC11	
J						
K	IOP1	BMB07			SKIP	
L	IOP2	BMB08-	BMB08		INTREQ	
M						
N						
P	IOP4C	BMB08			--	
R						
S	BT1C	BMB09			--	
T	BT2A	BMB10			--	
U						
V	BPCLRC	BML11			--	

'B'

Diagram III-13. CABLE LAYOUT

TABLE III-1

BUFFERED ACCUMULATOR OUTPUTS

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A01D, A02D	BAC00	—	—	BAC0	ME34D
A01E, A02E	BAC01	—	—	BAC1	ME34E
A01H, A02H	BAC02	—	—	BAC2	ME34H
A01K, A02K	BAC03	—	—	BAC3	ME34K
A01M, A02M	BAC04	—	—	BAC4	ME34M
A01P, A02P	BAC05	—	—	BAC5	ME34P
A01S, A02S	BAC06	—	—	BAC6	ME34S
A01T, A02T	BAC07	—	—	BAC7	ME34T
A01V, A02V	BAC08	—	—	BAC8	ME34V
B01D, B02D	BAC09	—	—	BAC9	MF34D
B01E, B02E	BAC10	—	—	BAC10	MF34E
B01H, B02H	BAC11	—	—	BAC11	MF34H

TABLE III-2

ACCUMULATOR INPUTS

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
A05D, A06D	AC00	*	*	AC0	PE2D
A05E, A06E	AC01	*	*	AC1	PE2E
A05H, A06H	AC02	*	*	AC2	PE2H
A05K, A06K	AC03	*	*	AC3	PE2K
A05M, A06M	AC04	*	*	AC4	PE2M
A05P, A06P	AC05	*	*	AC5	PE2P
A05S, A06S	AC06	*	*	AC6	PE2S
A05T, A06T	AC07	*	*	AC7	PE2T
A05V, A06V	AC08	*	*	AC8	PE2V
B05D, B06D	AC09	*	*	AC9	PF2D
B05E, B06E	AC10	*	*	AC10	PF2E
B05H, B06H	AC11	*	*	AC11	PF2H

*Note: Collector of Grounded-Emitter Transistor

TABLE III-3

TIMING CONTROL SIGNALS

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B01S, B02S	BT1C	→	→	BT1	MF34S
B01T, B02T	BT2A	→	→	BT2A	MF34T
B01V, B02V	BPCLRC	→	→	B POWER CLEAR	MF34V

TABLE III-4
PROGRAMMED INPUT/OUTPUT CONTROL

201A LINE ADAPTOR			PDP-8		
INTERFACE CONNECTION	SIGNAL NAME	LOGIC SYMBOL	LOGIC SYMBOL	SIGNAL NAME	INTERFACE CONNECTION
B05H, B06M	INTREQ	*1 —○—	*1 —○—	INTERRUPT REQUEST	PF2M
B05K, B06K	SKIP	*1 —◇—	*1 —◇—	SKIP	PF2K
B01K, B02K	IOP1	→—	→—	IOP1	MF34K
B01M, B02M	IOP2	→—	→—	IOP2	MF34M
B01P, B02P	IOP4C	→—	→—	IOP4	MF34P

*Note: Collector of Grounded-Emitter Transistor.

PANEL 1 • • •

COMMON SECTION (WITHOUT DAY BREAK)

TABLE III-5.

PANEL 1... COMMON SECTION (INITIOUT DATA BREAK)

	A17	A18	A19	A20	A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31	A32
R123	R202	R205	R2D5	R295	R275	R2D5	R2D5									
C	FAC00- IOP4	LJAD	LOAD	LOAD	LOAD	LOAD	LOAD	LOAD	LOAD	LOAD	LOAD	LOAD	LOAD	LOAD	W0505	
E	FAC01- DEVSL0	BUFO0-	BUFO2-	BUFO4-	BUFO6-	BUFO8-	BUFOA-	BUFI0-								
F	LOCAC-	BPCLR	CLEAR	CLEAR	CLEAR	CLEAR	CLEAR	CLEAR								
H	AC03	#SR02+	#SR04+	#SR06+	#SR08+	#SR10+										
J	AC01	XINT+	BUFO1+	BUFO2+	BUFO3+	BUFO4+	BUFO5+	BUFO6+								
K	EC02-	#SR5V-	BA00	BA02	BA04	BA06	BA08	BA10								
L	AC03-	XNT+	RA00	RA02	RA04	RA06	RA08	RA10								
M	LOCAC-	RA00-	RA02-	RA04-	RA06-	RA08-	RA10-									
N	AC02	IOP4	LJAD	LOAD	LOAD	LOAD	LOAD	LOAD								
P	AC03	DEVSL0	BUFO1+	BUFO3+	BUFO5+	BUFO7+	BUFO9+	BUFI1+								
R	AC04-	BPCL	BUFO1-	BUFO3-	BUFO5-	BUFO7-	BUFO9-	BUFI1-								
S	AC05-	#SR01-	#SR03-	#SR05-	#SR07-	#SR09-	#SR11-									
T	LOCAC-	XINT+	RA01	RA03	RA05	RA07	RA09	RA11								
U	AC04	#SR5V-	RA01-	RA03-	RA05-	RA07-	RA09-	RA11-								
V	AC05	REC-	READ	READ	READ	READ	READ	READ								

	R117	R118	R119	R20	R21	R22	R23	R24	R25	R26	R27	R28	R29	R30	R31	R32
R123	W032	R111	R331	R111	R107	R202	R123									
C	EAC06-	EAC00	INP4C	GRPSL	W4B07-	CTWD3	R11									
D	EAC07-	EAC01	CTWD3	DEVND3	BNMD8-	DEVS3	ATMAC-									
E	LOCAC-	EAC02	#REC+	DEVND3	WRTE+	HPCLR	W1TF+									
F	AC06	EAC03	#SR5V+	CLRD	DEVS13	WRTE-	AORAC-									
H	AC07	EAC04	RT2A	DEVSL3	BARK+	BT1	AC00									
J	FA00B-	FA005	RT2A	REDND	TOP1	BT1 C	AC01									
K	FA009-	FA005	#REC+	CTWD3	RT2 C	BT2 C	AC07									
L	LOCAC-	EAC07	CLRD	RFND	BT2 A	BT2 A	AC07									
M	AC08	FAC08	CLFAR	WRITE-	CLEAR	BT2	W1TE+									
P	AC09	FAC09	BT2	WRTE-	BPCLRC	BBRK-	AC02									
R	EAC10-	EAC13	IOP2	TOP4C	TOP4C	BPCLR	AC03									
S	EAC11-	FAC11	CTWD3	CTWD3	BBRK-	BBRK-	AC09									
T	LOCAC-	DIAD1	READ	READ	R123	R123	W1TF+									
U	AC10	DICT1	CLEAR	LOAD	BT1 C	BT2	AC04									
V	AC11		READ	LOAD	REND	ADRA-	AC05									

III-24

TABLE III-6.

PANEL 2 ... PORT ONLINE ADAPTER # (WITHOUT DATA BREAK)

A	A01	A02	A03	A04	A05	A06	A07	A08	A09	A10	A11	A12	A13	A14	A15	A16	
M201C	FIAR	R111	W501	R111	R001	R202	R111	R201	R205	R205	R205	R205	R205	R205	R205		
A																	
B	#GND02	#GND04	#SRCK	#SRCK	#SRCK	#GND14											
C	#S0B	#GND02	#R0+	#R0+	#R0+	#SHIFT											
D	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#SHIFT	
E	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#R08	#SHIFT	
F	#RSB	#RSB	#RSB	#RSB	#RSB	#RSB	#RSB	#RSB	#RSB	#RSB	#RSB	#RSB	#RSB	#RSB	#RSB	#SDBF+	
G	#CS0B	#RING	#RD-														
H	#SR0B	#RING	#RD-														
I	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#GND14	
J	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B		
K	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B		
L	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B		
M	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B		
N	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B		
O	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B	#SR0B		
P	#SCTB	#CS+	#CS+														
Q	#SCTB	#SCTB	#SCTB	#SCTB	#SCTB	#SCTB	#SCTB	#SCTB	#SCTB	#SCTB	#SCTB	#SCTB	#SCTB	#SCTB	#SCTB		
R	#SCRB	#GND02	#AFIX														
S	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03		
T	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03		
U	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03		
V	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03	#SR03		
W	M657	FIAR	R02	B03	R04	R05	R06	R07	R08	R09	R10	R11	R12	R13	R14	R15	R16
X																	
Y																	
Z																	

A	#GND36															
B	#SCX	#ACNT														
C	#GND34															
D	#JUT1															
E	#S0B															
F	#RDA															
G	#RS01+															
H	#RS01+															
I	#RS01+															
J	#RS01+															
K	#RS01+															
L	#RS01+															
M	#RS01+															
N	#RS01+															
O	#RS01+															
P	#V+BN1															
Q	#V+BN1															
R	#V+BN1															
S	#V+BN1															
T	#V+BN1															
U	#V+BN1															
V	#V+BN1															
W																
X																
Y																
Z																

III-25

TABLE III-7.

PANEL 2 ••• PORT ONLINE ADAPTOR # (WITHOUT DATA BREAK)

	A17	A18	A19	A20	A21	A22	A23	A24	A25	A26	A27	A28	A29	A30	A31	A32
	R202	R201	R201	R201	R205	R205	R205	R205	R205	R205	R123	R123	R123	R123	R123	
A																
C	0	IFRA3+			RGMID 19	RGMID 20	RINVRK	RINVRK	RSTCK	RTRDN	RSSV	RSPC+				
D	E	0DV-			RINVRK	RADAC	RSTART	RINVRK	RPMCLR	RFLSD-	RQSO-	RIFMO+				
F					BAC07	RGMID 19	RPMCLR	RPMCLR	RPMCLR	RFLSD+	RQSO+	RIFMO+				
H	J	OLINE-			RREC-		RREC+	RREC+	RREC+	RFLSD+	RQSO+	RIFMO+				
K	L	OLINE+			RXTRD+		RPMCLR	RPMCLR	RPMCLR	RCS+	RXTRD-	RSPY+				
M	N	OLINE+			RIFMD+	RIFRD+	RIFRD+	RIFRD+	RIFRD+	RCS+	RXTRD+	RQSD+				
O	P	OFRE2+			RSVC-		RIFRD+	RIFRD+	RIFRD+	RBLOCK	RBLOCK	RTHRD+				
R	S	OPTBF+			RINVRK	RF3+	RIFRD-	RIFRD-	RIFRD+	RINVRK	RINVRK	RINVRK				
T	U	OFR3+			RAC07	RIFRD-	RXTRD+	RXTRD+	RXTRD+	RINVRK	RINVRK	RINVRK				
V		OPTFY+			RCLCK	RSTART	RXTRD-	RXTRD-	RXTRD-	RINVRK	RINVRK	RINVRK				
W					RIFRD-	RIFRD-	RIFRD-	RIFRD-	RIFRD+	RAC01	RAC01	RAC01				
X					RIFRD-	RIFRD-	RIFRD-	RIFRD-	RIFRD+	RAC02	RAC02	RAC02				
Y					RIFRD+	RIFRD+	RIFRD+	RIFRD+	RIFRD+	RAC03	RAC03	RAC03				
Z					RIFRD+	RIFRD+	RIFRD+	RIFRD+	RIFRD+	RAC04	RAC04	RAC04				
					RIFRD+	RIFRD+	RIFRD+	RIFRD+	RIFRD+	RAC05	RAC05	RAC05				

	617	618	619	620	621	622	623	624	625	626	627	628	629	630	631	632
	R301	R111	R121	R121	R121	R121	R001	R111	R603	R602	R205	R205	R205	R205	R205	
A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q
O	E	0MHD+ RQSO+	RXMTND RQLSD+	RQAR0 RQXMTD	RQXMTD RQXTE-											
F																
H																
J																
K																
L																
M																
N																
O																
P																
Q																
R																
S																
T																
U																

III-26

TABLE III-8.

Unclassified

Security Classification

DOCUMENT CONTROL DATA - R&D

(Security classification of title, body of abstract and indexing annotation must be entered when the overall report is classified)

1. ORIGINATING ACTIVITY (Corporate author)

THE UNIVERSITY OF MICHIGAN
CONCOMP PROJECT

2a. REPORT SECURITY CLASSIFICATION

Unclassified

2b. GROUP

3. REPORT TITLE

A 201A DATA COMMUNICATION ADAPTOR FOR THE PDP-8:
PRELIMINARY ENGINEERING DESIGN REPORT

4. DESCRIPTIVE NOTES (Type of report and inclusive dates)

Technical Report

5. AUTHOR(S) (Last name, first name, initial)

WOOD, David E.

6. REPORT DATE
February 1968

7a. TOTAL NO. OF PAGES
134

7b. NO. OF REPS

8a. CONTRACT OR GRANT NO.

DA-49-083 OSA-3050
a. PROJECT NO.

8b. ORIGINATOR'S REPORT NUMBER(S)

Memorandum 15

c.

9b. OTHER REPORT NO(S) (Any other numbers that may be assigned this report)

d.

10. AVAILABILITY/LIMITATION NOTICES

Qualified requesters may obtain copies of this report from DDC.

11. SUPPLEMENTARY NOTES

12. SPONSORING MILITARY ACTIVITY

Advanced Research Projects Agency

13. ABSTRACT

This report discusses the design and use of equipment built for data communication to and from a PDP-8 through a 201A data set. The purpose of the data communication interface is to allow a PDP-8 to send and receive digital data through a 201A data set in half-duplex mode. Basic design objectives and decisions are described first. A brief overall system description together with a sketch of a data format scheme and programming considerations is followed by a detailed description of the interface logic.

Unclassified

Security Classification

14. KEY WORDS	LINK A		LINK B		LINK C	
	ROLE	WT	ROLE	WT	ROLE	WT
Data Communication						
Logical Design						
Data Transmission						
Serial Synchronous Data Transmission						
Digital Computer Interface						

INSTRUCTIONS

1. ORIGINATING ACTIVITY: Enter the name and address of the contractor, subcontractor, grantee, Department of Defense activity or other organization (corporate author) issuing the report.

2a. REPORT SECURITY CLASSIFICATION: Enter the overall security classification of the report. Indicate whether "Restricted Data" is included. Marking is to be in accordance with appropriate security regulations.

2b. GROUP: Automatic downgrading is specified in DoD Directive 5200.10 and Armed Forces Industrial Manual. Enter the group number. Also, when applicable, show that optional markings have been used for Group 3 and Group 4 as authorized.

3. REPORT TITLE: Enter the complete report title in all capital letters. Titles in all cases should be unclassified. If a meaningful title cannot be selected without classification, show title classification in all capital letters in parenthesis immediately following the title.

4. DESCRIPTIVE NOTES: If appropriate, enter the type of report, e.g., interim, progress, summary, annual, or final. Give the inclusive dates when a specific reporting period is covered.

5. AUTHOR(S): Enter the name(s) of author(s) as shown on or in the report. Enter last name, first name, middle initial. If military, show rank and branch of service. The name of the principal author is an absolute minimum requirement.

6. REPORT DATE: Enter the date of the report as day, month, year; or month, year. If more than one date appears on the report, use date of publication.

7a. TOTAL NUMBER OF PAGES: The total page count should follow normal pagination procedures, i.e., enter the number of pages containing information.

7b. NUMBER OF REFERENCES: Enter the total number of references cited in the report.

8a. CONTRACT OR GRANT NUMBER: If appropriate, enter the applicable number of the contract or grant under which the report was written.

8b. &c., & 8d. PROJECT NUMBER: Enter the appropriate military department identification, such as project number, subproject number, system numbers, task number, etc.

9a. ORIGINATOR'S REPORT NUMBER(S): Enter the official report number by which the document will be identified and controlled by the originating activity. This number must be unique to this report.

9b. OTHER REPORT NUMBER(S): If the report has been assigned any other report numbers (either by the originator or by the sponsor), also enter this number(s).

10. AVAILABILITY/LIMITATION NOTICES: Enter any limitations on further dissemination of the report, other than those

imposed by security classification, using standard statements such as:

- (1) "Qualified requesters may obtain copies of this report from DDC."
- (2) "Foreign announcement and dissemination of this report by DDC is not authorized."
- (3) "U. S. Government agencies may obtain copies of this report directly from DDC. Other qualified DDC users shall request through _____."
- (4) "U. S. military agencies may obtain copies of this report directly from DDC. Other qualified users shall request through _____."
- (5) "All distribution of this report is controlled. Qualified DDC users shall request through _____."

If the report has been furnished to the Office of Technical Services, Department of Commerce, for sale to the public, indicate this fact and enter the price, if known.

11. SUPPLEMENTARY NOTES: Use for additional explanatory notes.

12. SPONSORING MILITARY ACTIVITY: Enter the name of the departmental project office or laboratory sponsoring (paying for) the research and development. Include address.

13. ABSTRACT: Enter an abstract giving a brief and factual summary of the document indicative of the report, even though it may also appear elsewhere in the body of the technical report. If additional space is required, a continuation sheet shall be attached.

It is highly desirable that the abstract of classified reports be unclassified. Each paragraph of the abstract shall end with an indication of the military security classification of the information in the paragraph, represented as (TS), (S), (C), or (U).

There is no limitation on the length of the abstract. However, the suggested length is from 150 to 225 words.

14. KEY WORDS: Key words are technically meaningful terms or short phrases that characterize a report and may be used as index entries for cataloging the report. Key words must be selected so that no security classification is required. Identifiers, such as equipment model designation, trade name, military project code name, geographic location, may be used as key words but will be followed by an indication of technical context. The assignment of links, rules, and weights is optional.